ADVANCED INFORMATION



54F/74F620 • 54F/74F623 Inverting Octal Bus Transceiver with TRI-STATE® Outputs

General Description

The 'F623 is an octal transceiver featuring non-inverting TRI-STATE bus compatible outputs in both send and receive directions. The outputs are capable of sinking 64 mA and sourcing up to 15 mA, providing very good capacitive drive characteristics. The 'F620 is an inverting version of the 'F623.

These octal bus transceivers are designed for asynchronous two-way data flow between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the 'F620 and 'F623 the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance, both sets of bus lines (sixteen in all) will remain at their last states.

Features

- Octal bidirectional bus interface
- TRI-STATE buffer outputs sink 64 mA
- 15 mA source current
- 'F620 inverting option of 'F623

Connection Diagrams Logic Symbols Pin Assignment for DIP, SOIC and Flatpak IEEE/IEC 'F623 20 -V_{CC} ĞBA — ĜBA 19 Å٨ FN2 -Ba -В₁ TL/F/9577-3 A7 12 GND TL/F/9577-1 Pin Assignment for LCC A7 A6 A5 A4 A3 87654 A₈ 9 A 3 A₂ GNĎ 🔟 📜 2 A₁ B₈ [] TL/F/9577-6 T GAB 20 V_{CC} B₆ 13 19 GBA 14 (5 (6 (7 (8 B5 B4 B3 B2 B1


TL/F/9577-2

Function Table

| Enable Inputs | | Operation | |
|---------------|-----|-------------------------------------|-------------------------------------|
| GBA | GAB | 'F620 | 'F623 |
| L | L | B Data to A Bus | B Data to A Bus |
| Н | Н | Ā Data to B Bus | A Data to B Bus |
| Н | L | Z | Z |
| L | Н | B Data to A Bus, A Data to B Bus | B Data to A Bus, A Data to B Bus |


- H = HIGH Voltage Level
 L = LOW Voltage Level
 Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

'F623



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.