KS82C84A

CLOCK GENERATOR AND DRIVER

FEATURES

- Pin and functional compatibility with the industry standard 82C84/82C84A
- Very high speed -- 8 and 10MHz
- Low power CMOS implementation
- TTL input/output compatibility
- 5V ± 10% power supply
- Provides Local READY and Multibus™ READY Synchronization
- Generates System Reset Output from Schmitt Trigger Input
- Capable of Clock Synchronization with other 8284As
- Uses a Crystal or a TTL signal for frequency source

DESCRIPTION

The KS82C84A is a high performance, single chip clock generator/driver for the 8088/86 type processors, offering pin-for-pin functional compatibility with the industry standard 8284/8284A. It features a crystal-controlled oscillator, a divide-by-three counter, complete Multibus™ Ready synchronization, and reset logic.

The KS82C84A is manufactured using CMOS technology. Its very low power consumption also makes it suitable for portable systems and systems with low power standby modes.




Figure 2: KS82C84A Block Diagram




Figure 1a: 20-Pin PLCC Configuration




Figure 1b: 18-Pin DIP Configuration

Multibus is a trademark of Intel



Table 1a: 20-Pin PLCC Pin Assignment

Pin #	1/0	Pin Name	Pin #	1/0	Pin Name
1	ı	CSYNC	11	0	RESET
2	0	PCLK	12	1	RES
3	1	AEN1	13	0	osc
4	ı	RDY1	14	-	NC
5	0	READY	15	1	F/C
6	ī	RDY2	16	I	EFI
7	ı	AEN2	- 17	1	ASYNC
8	_	NC	18	1	X2
9	0	CLK	19	ı	X1
10	_	V _{SS}	20	_	V _{CC}

Table 1b: 18-Pin DIP Pin Assignment

Pin #	1/0	Pin Name	Pin #	1/0	Pin Name
1	ı	CSYNC	10	0	RESET
2	ı	PCLK	11	0	RES
3	1	AEN1	12	0	osc
4	0	RDY1	13	0	F/C
5	0	READY	14	1	EFI
6	ı	RDY2	15	0	ASYNC
7	0	AEN2	16	0	X2
8	0	CLK	17	ı	X1
9	_	V _{SS}	18	l –	V _{CC}

Table 2: Pin Descriptions

Symbol	Туре	Name and Function
AEN1, AEN2	1	Address Enable: AEN is an active LOW signal which qualifies its respective Bus Ready Signal. AEN1 validates RDY1 while AEN2 validates RDY2. Two AEN signal inputs are useful in system configurations with two multi-master System Buses. In non-multi-master configurations the AEN signal inputs are tied true (LOW).
ASYNC	ı	Ready Synchronization Select: ASYNC defines the synchronization mode of the READY logic. When ASYNC is LOW, two stages of READY synchronization are provided. When HIGH or open a single stage of READY synchronization is provided.
CLK	0	Processor Clock: CLK is used by the processor and all devices which connect directly to the processor's local bus. CLK has an output frequency of 1/3 the crystal or EFI input frequency and a 1/3 duty cycle. An output HIGH of 4.5 volts (V _{CC} = 5V) is provided to drive MOS devices.
CSYNC	ı	Clock Synchronization: CSYNC is an active HIGH signal which allows multiple 8284As to be synchronized to provide clocks that are in phase. When CSYNC is HIGH the internal counters are reset. When CSYNC goes LOW the internal counters are allowed to resume counting. CSYNC must be externally synchronized to EFI. When using the internal oscillator, CSYNC should be hardwired to ground.
EFI	1	External Frequency: When F/\overline{C} is strapped HIGH, CLK is generated from the input frequency appearing on this pin. This input signal is a square wave 3x the frequency of the desired CLK output. EFI should be connected to V_{CC} or V_{SS} if F/\overline{C} is LOW.
F/C	ı	Frequency/Crystal Select: F/C is a strapping option. When strapped LOW, F/C permits the processor clock to be generated by the crystal. When strapped HIGH, CLK is generated form the EFI input.
osc	0	Oscillator Output: OSC is the TTL level output of the internal oscillator circuitry. Its frequency is equal to that of the crystal.
PCLK	0	Peripheral Clock: PCLK is a TTL level peripheral clock signal whose output frequency is 1/2 that of CLK and has a 50% duty cycle.

Table 2: Pin Descriptions (Continued)

Symbol	Туре	Name and Function
RDY1, RDY2	I	Bus Ready: (Transfer Complete) RDY is an active HIGH signal which indicates that data from a device located on the system data bus has been received, or is available. RDY1 is qualified by AEN1 while RDY2 is qualified by AEN2.
READY	0	Ready: READY is an active HIGH signal which is synchronized to the RDY signal input. READY is cleared after the guaranteed hold time to the processor has been met.
RES	1	Reset In: RES is an active LOW signal used to generate RESET. The KS82C84A provides a Schmitt trigger input so that an RC connection can be used to establish the power-up reset of proper duration.
RESET	0	Reset: RESET is an active HIGH signal which is used to reset the 8086 family processors. Its timing characteristics are determined by RES.
X1, X2	1	Crystal In: X1 and X2 are the pins to which a crystal is attached. The crystal frequency is $3x$ the desired processor clock frequency. (If no crystal is attached, then X1 should be tied to V_{CC} or V_{SS} and X2 should be left open.)
V _{CC}	T -	Power: 5V ± 10% DC Supply.
V _{SS}	_	Ground: 0V.

FUNCTIONAL DESCRIPTION

Oscillator

The oscillator of the KS82C84A is designed for use with an external parallel resonant, fundamental mode crystal from which the basic operating frequency is derived.

The crystal frequency should be selected to be 3X the required CPU clock frequency. X1 and X2 are the two crystal inputs. For the most stable operation of OSC, two capacitors (C1 = C2), as shown in the waveform figures, are recommended. The output of the oscillator is buffered and brought out on OSC so that other system timing signals can be derived from this stable, crystal-controlled source.

Capacitors C1, C2 are chosen such that their combined capacitance:

$$CT = \frac{C1 \cdot C2}{C1 + C2}$$
 (Including Stray Capacitance)

matches the load capacitance as specified by the crystal manufacturer. This insures operation within the frequency tolerance specified by the crystal manufacturer.

Clock Generator


The clock generator consists of a synchronous divideby-three counter with a special clear input that inhibits the counting. This clear input (CSYNC) allows the output clock to be synchronized with an external event (such as another KS82C84A clock). The ASYNC input to the EFI clock external to the KS82C84A is synchronized using two Schottky flip-flops. The counter output is a 33% duty cycle clock at one-third the input frequency.

The F/C input is a strapping pin that selects either the crystal oscillator or the EFI input as the clock for the ÷3 counter. If the EFI input is selected as the clock source, the oscillator section can be used independently for another clock source with output taken from OSC.

Clock Outputs

The CLK output is a 33% duty cycle clock driver designed to drive the 8088/86 processors directly. PCLK is a TTL level peripheral clock signal with a frequency of 1/2 CLK, and a 50% duty cycle.

Figure 3: CSYNC Synchronization



Reset Logic

The reset logic provides a Schmitt trigger input (RES) and a synchronizing flip-flop to generate the reset timing. The reset signal is synchronized to the falling edge of CLK. Utilizing this function, a simple RC network can be used to provide a power-on reset.

READY Synchronization

Two READY Inputs (RDY1, RDY2) are provided to accommodate two multi-master system buses. Each input has a qualifier (AEN1 and AEN2, respectively). The AEN signals validate their respective RDY signals. If a multi-master system is not being used, the AEN pin should be tied LOW.

Synchronization is required for all asynchronous activegoing edges of either RDY input to guarantee that the RDY setup and hold times are met. Inactive-going edges of RDY in normally ready systems do not require synchronization, but must satisfy RDY setup and hold. The ASYNC input defines two modes of READY synchronization operation: When ASYNC is LOW, two stages of synchronization are provided for active READY input signals. Positive-going asynchronous READY inputs are first synchronized to flip-flop one at the rising edge of CLK, and then synchronized to flip-flop two at the next falling edge of CLK, after which the READY output goes active (HIGH). Negative-going asynchronous READY inputs are synchronized directly to flip-flop two at the falling edge of CLK, after which the READY output goes inactive. This mode of operation is intended for asynchronous (normally not ready) devices in the system which cannot be guaranteed by design to meet the required RDY setup timing, t_{R1VCL}, on each bus cycle.

When ASYNC is HIGH or open, the first READY flip-flop is bypassed in the READY synchronization logic. READY inputs are synchronized by flip-flop two on the falling edge of CLK before they are presented to the processor. This mode is available for synchronous devices that can be guaranteed to meet the required RDY setup time.

ASYNC can change at every bus cycle to set the correct synchronization mode for each device in the system.

Table 3: Recommended Operating Conditions

DC Supply Voltage		+4.0V to +6.0V
Operating Temperature Range	Commercial	0°C to 70°C
	Industrial	-40°C to +85°C

Table 4: Absolute Maximum Ratings

DC Supply Voltage	+7.0V
Input, Output or I/O Voltage Applied	V _{SS} - 0.5V to V _{CC} + 0.5V
Storage Temperature Range	-65°C to +150°C
Maximum Package Power Dissipation	1W

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 5: DC Characteristics (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

		•		Limits			
Symbol	Parameter		Test Conditions	Min	Max	Unit	
C _{IN}	Input Capacitance		freq = 1MHz		7	pF	
Icc	Operating Supply Current: 5MHz 10MHz		15MHz xtal, C _L = 0 30MHz xtal, C _L = 0		10 40	mA mA	
I _{ccs}	Standby Supply Current (N	lote 1)			100	μΑ	
1 _{LI}	Input Leakage Current: (Note 2)	ASYNC Only	ASYNC = V _{CC}		10	μΑ	
			ASYNC = V _{SS}		-130	μΑ	
		All Other Pins	$0V \le V_{IN} \le V_{CC}$		±1.0	μΑ	
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.5	٧	
V _{IHR}	Reset Input HIGH Voltage			0.6V _{CC}		٧	
V _{IHR} -V _{ILR}	RES Input Hysteresis			0.25		٧	
V _{IL}	Input LOW Voltage				0.8	٧	
V _{OH}	Output HIGH Voltage		CLK: I _{OH} = -4mA Others: I _{OH} = -2.5mA	V _{CC} -0.4		V	
V _{OL}	Output LOW Voltage		CLK: I _{OL} = 4mA Others: I _{OL} = 2.5mA		0.4	٧	

^{1.} $V_{|H}$, F/\overline{C} $X1 \ge V_{CC}$ - 0.2V; $V_{|L}$ $X2 \le 0.2V$; $\overline{ASYNC} = V_{CC}$ or \overline{ASYNC} = Open. 2. An internal pull-up resistor is implemented on the \overline{ASYNC} input.

Table 6: AC Characteristics, DMA (Master) Mode (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

		Test Conditions	Limits (8MHz)		Limits (10MHz)		}
Symbol	Parameter		Min	Max	Min	Max	Units
t _{A1VR1V}	AEN1, AEN2 Setup to RDY1, RDY2		15		15		ns
tayvol	ASYNC Setup to CLK		50		50		ns.
t _{CH1CH2} t _{CL2CL1}	CLK Rise or Fall Time	1.0V to 3.5V		10		10	ns
t _{CHCL}	CLK HIGH Time		1/3t _{CLCL} +2		1/st _{CLCL} +2		ns
t _{CLA1X}	AEN1, AEN2 Hold to CLK		0		0		ns
t _{CLAYX}	ASYNÇ Hold to CLK		0		0		ns
t _{CLCH}	CLK LOW Time		²/₃t _{CLCL} -15		² / ₃ t _{CLCL} -15		ns
t _{CLCL}	CLK Cycle Period		125		100		ns
t _{CLI1H}	RES Hold to CLK	(Note 2)	10		10		ns
t _{CLIL}	CLK to Reset Delay			40		40	ns
t _{CLR1X}	RDY1, RDY2 Hold to CLK		0		0		ns
† _{CLPH}	CLK to PCLK HIGH Delay			22		22	ns
t _{CLPL}	CLK to PCLK LOW Delay			22		22	ns
t _{EHEL}	External Frequency HIGH Time	90%-90% V _{IN}	13		13		ns
t _{EHYL}	CSYNC Hold to EFI		10		10		ns
t _{ELEH}	External Frequency LOW Time	10%-10% V _{IN}	13		13		ns
t _{ELEL}	EFI Period	(Note 1)	36		33		ns
t _{I1HCL}	RES Setup to CLK	(Note 2)	65		65		ns
t _{iHIL}	Input Fall Time	(Note 1)		15		15	ns
t _{iLiH}	Input Rise Time	(Note 1)		15		15	ns
tolch	OSC to CLK HIGH Delay		-5	22	-5	22	ns
tolcl	OSC to CLK LOW Delay		2	35	2	35	ns
t _{OLOH}	Output Rise Time (except CLK)	From 0.8V to 2.0V		15		15	ns
t _{OHOL}	Output Fall Time (except CLK)	From 2.0V to 0.8V		15		15	ns
t _{PHPL}	PCLK HIGH Time		t _{CLCL} -20		t _{CLCL} -20	-	ns
t _{PLPH}	PCLK LOW Time		t _{CLCL} -20		t _{CLCL} -20		ns
t _{R1VCH}	RDY1, RDY2 Active Setup to CLK	ASYNC = LOW	35		35		ns
t _{R1VCL}	RDY1, RDY2 Active Setup to CLK	ASYNC = HIGH	35		35		ns
t _{RYHCH}	Ready Active to CLK	(Note 3)	²/₃t _{CLCL} -15		² / ₃ t _{CLCL} -15		ns
t _{RYLCL}	Ready Inactive to CLK	(Note 4)	-8		-8		ns
t _{YHEH}	CSYNC Setup to EFI		20		20		ns
t _{YHYL}	CSYNC Width		2·t _{ELEL}		2-t _{ELEL}		ns
	XTAL Frequency		2.4	25	2.4	30	MHz


Notes:

- Transition between V_{IL} (Max) 0.4V and V_{IH} (Min) + 0.4V.
 Setup and hold necessary only to guarantee recognition at next clock.
- Applies only to T₃ and T_W states.
 Applies only to T₂ states.




Figure 4: Timing Diagrams

a) Clocks and Reset Signals



b) Ready Signals (for Asynchronous Devices)



c) Ready Signals (for Synchronous Devices)




Figure 5: AC Testing I/O Waveform




Figure 7: Clock High & Low Time (Using X1, X2)





Figure 9: Ready to Clock (Using X1, X2)



Notes: 1. C_L = 100pF 2. C_L = 30pF

Figure 6: AC Testing Loading Circuit




Figure 8: Clock High & Low Time (Using EFI)






Figure 10: Ready to Clock (Using EFI)




2

PACKAGE DIMENSIONS

Units: Inches






Plastic Package

PLCC Package

ORDERING INFORMATION AND PRODUCT CODE



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Product Group.