

DUAL JK FLIP-FLOP WITH RESET; NEGATIVE-EDGE TRIGGER

FEATURES

- Output capability: standard
- I_{CC} category: flip-flops

GENERAL DESCRIPTION

The 74HC/HCT107 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT107 are dual negative-edge triggered JK-type flip-flops featuring individual J, K, clock ($n\bar{C}P$) and reset ($n\bar{R}$) inputs; also complementary Q and \bar{Q} outputs.

The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation.

The reset ($n\bar{R}$) is an asynchronous active LOW input. When LOW, it overrides the clock and data inputs, forcing the Q output LOW and the \bar{Q} output HIGH.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}/t_{PLH}	propagation delay $n\bar{C}P$ to nQ $n\bar{C}P$ to $n\bar{Q}$ $n\bar{R}$ to nQ , $n\bar{Q}$	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	16	16	ns
f_{max}	maximum clock frequency		16	18	ns
C_I	input capacitance		16	17	ns
C_{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	30	30	pF
GND = 0 V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f = 6 \text{ ns}$					

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$$\begin{aligned} f_i &= \text{input frequency in MHz} & C_L &= \text{output load capacitance in pF} \\ f_o &= \text{output frequency in MHz} & V_{CC} &= \text{supply voltage in V} \\ \Sigma (C_L \times V_{CC}^2 \times f_o) &= \text{sum of outputs} \end{aligned}$$

2. For HC the condition is $V_I = \text{GND to } V_{CC}$

For HCT the condition is $V_I = \text{GND to } V_{CC} - 1.5 \text{ V}$

PACKAGE OUTLINES

SEE PACKAGE INFORMATION SECTION

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 8, 4, 11	1J, 2J, 1K, 2K	synchronous inputs; flip-flops 1 and 2
2, 6	1 \bar{Q} , 2 \bar{Q}	complement flip-flop outputs
3, 5	1Q, 2Q	true flip-flop outputs
7	GND	ground (0 V)
12, 9	1 $\bar{C}P$, 2 $\bar{C}P$	clock input (HIGH-to-LOW, edge-triggered)
13, 10	1 \bar{R} , 2 \bar{R}	asynchronous reset inputs (active LOW)
14	V _{CC}	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.

FUNCTION TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	$n\bar{R}$	nCP	J	K	Q	\bar{Q}
asynchronous reset	L	X	X	X	L	H
toggle	H	↓	h	h	q	q
load "0" (reset)	H	↓	l	h	L	H
load "1" (set)	H	↓	h	l	H	L
hold "no change"	H	↓	l	l	q	q

H = HIGH voltage level
 h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition
 L = LOW voltage level
 l = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition
 q = lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW CP transition
 X = don't care
 ↓ = HIGH-to-LOW CP transition




Fig. 5 Logic diagram (one flip-flop).

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: flip-flops

AC CHARACTERISTICS FOR 74HCGND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS			
		74HC							V _{CC} V	WAVEFORMS		
		+25		−40 to +85		−40 to +125						
		min.	typ.	max.	min.	max.	min.	max.				
t_{PHL}/t_{PLH}	propagation delay nCP to nQ	52 19 15	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 6		
t_{PHL}/t_{PLH}	propagation delay nCP to nQ̄	52 19 15	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 6		
t_{PHL}/t_{PLH}	propagation delay nR to nQ, nQ̄	52 19 15	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 7		
t_{THL}/t_{TLH}	output transition time	19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6		
t_W	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 6		
t_W	reset pulse width LOW	80 16 14	22 8 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 7		
t_{rem}	removal time nR to nCP̄	60 12 10	19 7 6		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 7		
t_{su}	set-up time nJ, nK to nCP̄	100 20 17	22 8 6		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 6		
t_h	hold time nJ, nK to nCP̄	3 3 3	−6 −2 −2		3 3 3		3 3 3	ns	2.0 4.5 6.0	Fig. 6		
f_{max}	maximum clock pulse frequency	6.0 30 35	23 70 85		4.8 24 28		4.0 20 24	MHz	2.0 4.5 6.0	Fig. 6		

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: flip-flops

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.
To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nK	0.60
nR	0.65
n $\bar{C}P$, nJ	1.00

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS			
		74HCT							V _{CC} V	WAVEFORMS		
		+25		-40 to +85		-40 to +125						
		min.	typ.	max.	min.	max.	min.	max.				
t _{PHL} / t _{PLH}	propagation delay n $\bar{C}P$ to nQ		19	36		45		54	ns	4.5	Fig. 6	
t _{PHL} / t _{PLH}	propagation delay n $\bar{C}P$ to n \bar{Q}		21	36		45		54	ns	4.5	Fig. 6	
t _{PHL} / t _{PLH}	propagation delay nR to nQ, n \bar{Q}		20	38		48		57	ns	4.5	Fig. 7	
t _{THL} / t _{T LH}	output transition time		7	15		19		22	ns	4.5	Fig. 6	
t _W	clock pulse width HIGH or LOW	16	9		20		24		ns	4.5	Fig. 6	
t _W	reset pulse width LOW	20	11		25		30		ns	4.5	Fig. 7	
t _{rem}	removal time nR to n $\bar{C}P$	14	8		18		21		ns	4.5	Fig. 7	
t _{su}	set-up time nJ, nK to n $\bar{C}P$	20	7		25		30		ns	4.5	Fig. 6	
t _h	hold time nJ, nK to n $\bar{C}P$	5	-2		5		5		ns	4.5	Fig. 6	
f _{max}	maximum clock pulse frequency	30	66		24		20		MHz	4.5	Fig. 6	

AC WAVEFORMS




Fig. 6 Waveforms showing the clock (nCP) to output (nQ , $n\bar{Q}$) propagation delays, the clock pulse width, the J and K to nCP set-up and hold times, the output transition times and the maximum clock pulse frequency.

Note to Fig. 6

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 7 Waveforms showing the reset (nR) input to output (nQ , $n\bar{Q}$) propagation delays, the reset pulse width and the nR to nCP removal time.

Note to AC waveforms

(1) HC : $V_M = 50\%$; $V_I = GND$ to V_{CC} .
HCT: $V_M = 1.3V$; $V_I = GND$ to $3V$.