

### Dual Binary Counter

The TC74HC393A is a high speed CMOS 4-BIT BINARY COUNTER fabricated with silicon gate C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.



It consists of two independent counter circuits in one package, so that counting or frequency division of eight binary bits can be achieved with one IC.

This device changes state on the negative going transition of the CLOCK pulse. The counter can be reset to "0" (Q0 ~ Q3 = "L") by a high at the CLEAR input regardless of other inputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

### Features

- High Speed:  $f_{MAX} = 72\text{MHz(Typ.)}$  at  $V_{CC} = 5\text{V}$
- Low Power Dissipation:  $I_{CC} = 4\mu\text{A(Max.)}$  at  $T_a = 25^\circ\text{C}$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance:  $I_{OH} = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays:  $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range:  $V_{CC}(\text{opr}) = 2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS393



(TOP VIEW)  
Pin Assignment




IEC Logic Symbol


Truth Table

Inputs		Outputs			
CK	CLR	QA	QB	QC	QD
X	H	L	L	L	L
$\neg$	L	Count Up			
$\int$	L	No Change			

X: Don't Care



Timing Chart



Logic Diagram

## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	$V_{CC}$	-0.5 ~ 7	V
DC Input Voltage	$V_{IN}$	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	$V_{OUT}$	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	$I_{IK}$	±20	mA
Output Diode Current	$I_{OK}$	±20	mA
DC Output Current	$I_{OUT}$	±25	mA
DC $V_{CC}$ /Ground Current	$I_{CC}$	±50	mA
Power Dissipation	$P_D$	500(DIP)/180(MFP)	mW
Storage Temperature	$T_{stg}$	-65 ~ 150	°C
Lead Temperature 10sec	$T_L$	300	°C

\*500mW in the range of  $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$ . From  $T_a = 65^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  a derating factor of  $-10\text{mW}/^{\circ}\text{C}$  shall be applied until 300mW.

## Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	2 ~ 6	V
Input Voltage	$V_{IN}$	0 ~ $V_{CC}$	V
Output Voltage	$V_{OUT}$	0 ~ $V_{CC}$	V
Operating Temperature	$T_{opr}$	-40 ~ 85	°C
Input Rise and Fall Time	$t_r, t_f$	0 ~ 1000( $V_{CC} = 2.0\text{V}$ ) 0 ~ 500( $V_{CC} = 4.5\text{V}$ ) 0 ~ 400( $V_{CC} = 6.0\text{V}$ )	ns

## DC Electrical Characteristics

Parameter	Symbol	Test Condition	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		Unit	
			$V_{CC}$	Min.	Typ.	Max.	Min.	Max.		
High-Level Input Voltage	$V_{IH}$	-	2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	$V_{IL}$	-	2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	$V_{OH}$	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -4\text{mA}$ $I_{OH} = -5.2\text{mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	$V_{OL}$	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 4\text{mA}$ $I_{OL} = 5.2\text{mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	$I_{IN}$	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

Timing Requirements (Input  $t_r = t_f = 6\text{ns}$ )

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			V <sub>CC</sub>	Typ.	Limit	Limit		
Minimum Pulse Width (CLOCK)	$t_{w(H)}$ $t_{w(L)}$	-	2.0	-	75	95		ns
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Pulse Time (CLEAR)	$t_{w(H)}$	-	2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Removal Time	$t_{rem}$	-	2.0	-	25	30		
			4.5	-	5	6		
			6.0	-	5	5		
Clock Frequency	f	-	2.0	-	6	5		MHz
			4.5	-	32	27		
			6.0	-	38	32		

AC Electrical Characteristics (C<sub>L</sub> = 15pF, V<sub>CC</sub> = 5V, Ta = 25°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	$t_{TLH}$ $t_{THL}$	-	-	4	8	ns
Propagation Delay Time (CLOCK-QA)	$t_{PLH}$ $t_{PHL}$	-	-	12	20	
Propagation Delay Time (CLOCK-QB)	$t_{PLH}$ $t_{PHL}$	-	-	16	31	
Propagation Delay Time (CLOCK-QC)	$t_{PLH}$ $t_{PHL}$	-	-	21	38	
Propagation Delay Time (CLOCK-QD)	$t_{PLH}$ $t_{PHL}$	-	-	25	46	
Propagation Delay Time (CLEAR-Qn)	$t_{PLH}$ $t_{PHL}$	-	-	15	26	
Maximum Clock Frequency	$f_{MAX}$	-	35	72	-	

AC Electrical Characteristics (C<sub>L</sub> = 50pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit	
			V <sub>CC</sub>	Min.	Typ.	Max.	Min.		Max.
Output Transition Time	t <sub>TLH</sub> t <sub>THL</sub>	-	2.0	-	25	75	-	95	ns
			4.5	-	7	15	-	19	
			6.0	-	6	13	-	16	
Propagation Delay Time (CLOCK-QA)	t <sub>pLH</sub> t <sub>pHL</sub>	-	2.0	-	45	120	-	150	
			4.5	-	15	24	-	30	
			6.0	-	13	20	-	26	
Propagation Delay Time (CLOCK-QB)	t <sub>pLH</sub> t <sub>pHL</sub>	-	2.0	-	60	180	-	225	
			4.5	-	20	24	-	45	
			6.0	-	17	20	-	38	
Propagation Delay Time (CLOCK-QC)	t <sub>pLH</sub> t <sub>pHL</sub>	-	2.0	-	80	220	-	275	
			4.5	-	25	44	-	55	
			6.0	-	21	37	-	47	
Propagation Delay Time (CLOCK-QD)	t <sub>pLH</sub> t <sub>pHL</sub>	-	2.0	-	100	260	-	325	
			4.5	-	30	52	-	65	
			6.0	-	26	44	-	55	
Propagation Delay Time (CLEAR-Qn)	t <sub>pLH</sub> t <sub>pHL</sub>	-	2.0	-	55	150	-	190	
			4.5	-	18	30	-	38	
			6.0	-	15	26	-	33	
Maximum Clock Frequency	f <sub>MAX</sub>	-	2.0	6	22	-	5	-	
			4.5	32	67	-	27	-	
			6.0	38	77	-	32	-	
Input Capacitance	C <sub>IN</sub>	-	-	5	10	-	10	pF	
Power Dissipation Capacitance	C <sub>PD(1)</sub>	-	-	40	-	-	-		

Note (1) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

Notes