

**Quad 2-Input NAND Gate**

The TC74HC00A is a high speed CMOS 2-INPUT NAND GATE fabricated with silicon gate C<sup>2</sup>MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output.



All inputs are equipped with protection circuits against static discharge or transient excess voltage.

**Features**

- High Speed:  $t_{pd} = 6\text{ns}(\text{Typ.})$  at  $V_{CC} = 5\text{V}$
- Low Power Dissipation:  $I_{CC} = 1\mu\text{A}(\text{Max.})$  at  $T_a = 25^\circ\text{C}$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\%V_{CC}(\text{Min.})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance:  $|I_{OHI}| = |I_{OL}| = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays:  $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range:  $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS00



IEC Logic Symbol



Pin Assignment

Truth Table

A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply Voltage Range	V <sub>CC</sub>	-0.5 ~ 7	V
DC Input Voltage	V <sub>IN</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
DC Output Voltage	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
Input Diode Current	I <sub>IK</sub>	±20	mA
Output Diode Current	I <sub>OK</sub>	±20	mA
DC Output Current	I <sub>OUT</sub>	±25	mA
DC V <sub>CC</sub> /Ground Current	I <sub>CC</sub>	±50	mA
Power Dissipation	P <sub>D</sub>	500(DIP)*/180(MFP)	mW
Storage Temperature	T <sub>stg</sub>	-65 ~ 150	°C
Lead Temperature 10sec	T <sub>L</sub>	300	°C

\*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

**Recommended Operating Conditions**

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	2 ~ 6	V
Input Voltage	V <sub>IN</sub>	0 ~ V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>	0 ~ V <sub>CC</sub>	V
Operating Temperature	T <sub>opr</sub>	-40 ~ 85	°C
Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0 ~ 1000(V <sub>CC</sub> = 2.0V) 0 ~ 500(V <sub>CC</sub> = 4.5V) 0 ~ 400(V <sub>CC</sub> = 6.0V)	ns

**DC Electrical Characteristics**

Parameter	Symbol	Test Condition	V <sub>CC</sub>	Ta = 25°C			Ta = -40 ~ 85°C		Unit
				Min.	Typ.	Max.	Min.	Max.	
High-Level Input Voltage	V <sub>IH</sub>	-	2.0	1.5	—	—	1.5	—	V
			4.5	3.15	—	—	3.15	—	
			6.0	4.2	—	—	4.2	—	
Low-Level Input Voltage	V <sub>IL</sub>	-	2.0	—	—	0.5	—	0.5	V
			4.5	—	—	1.35	—	1.35	
			6.0	—	—	1.8	—	1.8	
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20µA	2.0	1.9	2.0	—	1.9	V
			I <sub>OH</sub> = -4 mA	4.5	4.4	4.5	—	4.4	
			I <sub>OH</sub> = -5.2mA	6.0	5.9	6.0	—	5.9	
			I <sub>OL</sub> = 20µA	4.5	4.18	4.31	—	4.13	
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 4 mA	6.0	5.68	5.80	—	5.63	V
			I <sub>OL</sub> = 5.2mA	2.0	—	0.0	0.1	—	
			I <sub>OL</sub> = 20µA	4.5	—	0.0	0.1	—	
			I <sub>OL</sub> = 4 mA	6.0	—	0.0	0.1	—	
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	—	—	±0.1	—	±1.0	µA
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	—	—	1.0	—	10.0	

AC Electrical Characteristics ( $C_L = 15\text{pF}$ ,  $V_{CC} = 5\text{V}$ ,  $T_a = 25^\circ\text{C}$ , Input  $t_r = t_f = 6\text{ns}$ )

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	$t_{TLH}$ $t_{THL}$	-	-	4	8	ns
Propagation Delay Time	$t_{PLH}$ $t_{PHL}$	-	-	6	12	

AC Electrical Characteristics ( $C_L = 50\text{pF}$ , Input  $t_r = t_f = 6\text{ns}$ )

Parameter	Symbol	Test Condition	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		Unit
			$V_{CC}$	Min	Typ.	Max.	Min.	
Output Transition Time	$t_{TLH}$	-	2.0	-	25	75	-	95
	$t_{THL}$		4.5	-	7	15	-	19
	$t_{THL}$		6.0	-	6	13	-	16
Propagation Delay Time	$t_{PLH}$	-	2.0	-	27	75	-	95
	$t_{PHL}$		4.5	-	9	15	-	19
	$t_{PHL}$		6.0	-	8	13	-	16
Input Capacitance	$C_{IN}$	-	-	-	5	10	-	10
Power Dissipation Capacitance	$C_{PD}(1)$	-	-	-	20	-	-	-

Note (1)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4(\text{per Gate})$$

**Notes**