

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



# *CD74FCT273*

January 1997

NOTRECOMMENDED FOR NEW DESIGNS Use CMOS Technology

BICMOS FCT Interface Logic, Octal D Flip-Flop with Reset

## Features

- Buffered Inputs
- Typical Propagation Delay: 5.3ns at V<sub>CC</sub> = 5V,  $T_A = 25^{\circ}C, C_L = 50pF$
- SCR Latchup Resistant BiCMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S
- · 48m A Output Sink Current
- Output Voltage Swing Limited to 3.7V at V<sub>CC</sub> = 5V
- · Controlled Output Edge Rates
- Input/Output Isolation to V<sub>CC</sub>
- · BiCMOS Technology with Low Quiescent Power

# Ordering Information

PART NUMBER	TEMP. Range (°C)	PACKAGE	PKG. NO.	
CD74FCT273E	0 to 70	20 Ld PDIP	E20.3	
CD74FCT273M	0 to 70	20 Ld SOIC	M20.3	

NOTE: When ordering the suffix M package, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.


# Description

The CD74FCT273 octal D flip-flop with reset uses a small geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output HIGH level to two diode drops below V<sub>CC</sub>. This resultant lowering of output swing (0V to 3.7V) reduces power bus ringing (a source of EMI) and minimizes V<sub>CC</sub> bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 milliamperes.


Information at the D input of the CD74FCT273 is transferred to the Q output on the positive going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CP) and common reset (MR). Resetting is accomplished by a low voltage level independent of the clock.

### Pinout

**CD74FCT273** (PDIP, SOIC) TOP VIEW



# Functional Diagram



TRUTH TABLE (Note 1)


	INPUTS				
RESETMR	CLOCK CP	DATA Dn	Qn		
L	Х	X	L		
Н	1	Н	Н		
Н	1	L	L		
Н	L	X	Q0		

# NOTE:

- 1. H = HIGH Voltage Level (Steady State)
  - L = LOW Voltage Level (Steady State)
  - X = Irrelevant
  - $\uparrow$  = Transition from low to high level.
  - Q0 = The level of Q before the indicated steady state input conditions were established.

# IEC Logic Symbol

# **CD74FCT273**



# CD74FCT273

# Absolute Maximum Ratings

#### Thermal Information

DC Supply Voltage (V <sub>CC</sub> )0.5V	to 6V
DC Input Diode Current, I <sub>IK</sub> (For V <sub>I</sub> < -0.5V)2	20mA
DC Output Diode Current, I <sub>OK</sub> (for V <sub>O</sub> < -0.5V)5	50mA
DC Output Sink Current per Output Pin, IO	70mA
DC Output Source Current per Output Pin, IO3	30mA
DC V <sub>CC</sub> Current (I <sub>CC</sub> )	40mA
DC Ground Current (I <sub>GND</sub> )40	)0mA

Thermal Resistance (Typical, Note 2)	θ <sub>JA</sub> (ºC/W)
PDIP Package	135
SOIC Package	125
Maximum Junction Temperature	150 <sup>0</sup> C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C
(SOIC-Lead Tips Only)	

# **Operating Conditions**

Operating Temperature Range (TA)	0°C to 70°C
Supply Voltage Range, V <sub>CC</sub>	
DC Input Voltage, V <sub>1</sub>	0 to V <sub>CC</sub>
DC Output Voltage, VO	0 to ≤ V <sub>CC</sub>
Input Rise and Fall Slew Rate, dt/dv	0 to 10ns/V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications** Commercial Temperature Range  $0^{\circ}$ C to  $70^{\circ}$ C,  $V_{CC}$  Max = 5.25V,  $V_{CC}$  Min = 4.75V (Note 5)

					AMBI	NT TEM	PERATUR	RE (TA)	
		TEST CO	NDITIONS		25	°c	O°C TO	70°C	1
PARAMETER	SYMBOL	V <sub>1</sub> (V)	l <sub>O</sub> (m A)	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	UNITS
High Level Input Voltage	V <sub>IH</sub>			4.75 to 5.25	2	-	2	-	V
Low Level Input Voltage	$V_{IL}$			4.75 to 5.25	-	0.8	-	8.0	V
High Level Output Voltage	V <sub>OH</sub>	$V_{\mathrm{IH}}$ or $V_{\mathrm{IL}}$	-15	Min	2.4	-	2.4	-	٧
Low Level Output Voltage	$V_{OL}$	$V_{\mathrm{IH}}$ or $V_{\mathrm{IL}}$	48	Min	-	0.55	-	0.55	٧
High Level Input Current	I <sub>IH</sub>	$V_{\rm CC}$		Max	-	0.1	-	1	μΑ
Low Level Input Current	I <sub>IL</sub>	GND		Max	-	-0.1	-	-1	μА
Three State Leakage Current	lozh	$V_{\rm CC}$		Max	-	0.5	-	<b>1</b> 0	μΑ
	lozL	GND		Max	-	-0.5	-	-10	μΑ
Input Clamp Voltage	$V_{IK}$	V <sub>CC</sub> or GND	-18	Min	-	-1.2	-	-1.2	٧
Short Circuit Output Current (Note 3)	los	$V_O = 0 V_{CC}$ or GND		Max	-60	-	-60	-	mA
Quiescent Supply Current, MSI	lcc	V <sub>CC</sub> or GND	0	Max	-	8	-	80	μΑ
Additional Quiescent Supply Current per Input Pin TTL Inputs High, 1 Unit Load	Δl <sub>CC</sub>	3.4V (Note 4)		Max	-	1.6	-	1.6	mA

# NOTES:

- 3. Not more than one output should be shorted at one time. Test duration should not exceed 100ms.
- 4. Inputs that are not measured are at  $V_{CC}$  or GND.
- 5. FCT Input Loading: All inputs are 1 unit load. Unit load is  $\Delta I_{CC}$  limit specified in Static Characteristics Chart, e.g., 1.6mA Max. at  $70^{\circ}C$ .

# Switching Specifications Over Operating Range FCT Series $t_r$ , $t_f$ = 2.5ns, $C_L$ = 50pF, $R_L$ (Figure 4) (Note 6)

				25°C 0°C TO 70°C		
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	TYP	MIN	MAX	UNITS
Propagation Delays						
CP to Qn	t <sub>PLH</sub> , t <sub>PHL</sub>	5	7	2	13	ns
MR to Qn	t <sub>PLH</sub> , t <sub>PHL</sub>	5	8	2	13	ns
Power Dissipation Capacitance	C <sub>PD</sub> (Note 7)	-	36	=	-	pF
Input Capacitance	Cl	-	-	-	10	рF

#### NOTES:

6. 5V: Min is at 5.25V for  $0^{\circ}$ C to  $70^{\circ}$ C, Max is at 4.75V for  $0^{\circ}$ C to  $70^{\circ}$ C, Typ is at 5V.

7.  $C_{PD}$ , measured per flip-flop, is used to determine the dynamic power consumption.  $P_D$  (per package) =  $V_{CC} I_{CC} + \Sigma (V_{CC}^2 f_1 C_{PD} + V_O^2 f_O C_L + V_{CC} \Delta I_{CC} D)$  where:  $V_{CC}$  = supply voltage  $\Delta I_{CC}$  = flow through current x unit load

C<sub>L</sub> = output load capacitance
D = duty cycle of input high
f<sub>O</sub> = output frequency

f<sub>I</sub> = input frequency


# Prerequisite for Switching (Note 8)

			25°C	0°C TO 70°C		
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	TYP	MIN	MAX	UNITS
Data to CP Setup Time	t <sub>SU</sub>	5	-	3	-	ns
Hold Time	t <sub>H</sub>	5	-	2	-	ns
Removal Time, MR to CP	t <sub>REM</sub>	5	-	4	-	ns
MR Pulse Width	t <sub>W</sub>	5	i	7	-	ns
CP Pulse Width	t <sub>W</sub>	5	-	7	-	ns
CP Frequency	fMAX	5	-	70	-	MHz

### NOTE:

8. 5V: Minimum is at 4.75V for 0°C to 70°C, Typical is at 5V.

# Test Circuits and Waveforms



#### NOTE:

Pulse Generator for All Pulses: Rate ≤ 1.0MHz; Z<sub>OUT</sub> ≤ 50Ω;
 t<sub>f</sub>, t<sub>r</sub> ≤ 2.5ns.

FIGURE 1. TEST CIRCUIT

TEST	SWITCH			
t <sub>PLZ</sub> , t <sub>PZL</sub> , Open Drain	Closed			
t <sub>PHZ</sub> , t <sub>PZH</sub> , t <sub>PLH</sub> , t <sub>PHL</sub>	Open			
DEFINITIONS:				
Cr. – Load capacitance, includes iid and probe				

SWITCH POSITION

C<sub>L</sub> = Load capacitance, includes jig and probe capacitance.

 $R_T = \text{Termination resistance, should be equal to } Z_{OUT} \text{ of } \\ \text{the Pulse Generator.}$ 

 $V_{IN} = 0V \text{ to } 3V.$ 

Input:  $t_r = t_f = 2.5$ ns (10% to 90%), unless otherwise specified




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING





FIGURE 3. PULSE WIDTH









FIGURE 5. PROPAGATION DELAY



#### NOTES:

- 10. V<sub>OLP</sub> is measured with respect to a ground reference near the output under test. V<sub>OHV</sub> is measured with respect to V<sub>OH</sub>.
- 11. Input pulses have the following characteristics:  $P_{RR} \le 1 MHz$ ,  $t_r = 2.5 ns$ ,  $t_f = 2.5 ns$ , skew 1ns.
- 12. R.F. fixture with 700MHz design rules required. IC should be soldered into test board and bypassed with 0.1μF capacitor. Scope and probes require 700MHz bandwidth.

FIGURE 6. SIMULTANEOUS SWITCHING TRANSIENT WAVEFORMS