

# P4C1982/P4C1982L, P4C1981/P4C1981L ULTRA HIGH SPEED 16K x 4 CMOS STATIC RAMS

T-46-23-10

## ★ FEATURES

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times)
  - 15/17/20/25/35 ns (Commercial)
  - 20/25/35/45/55 ns (Military)
- Low Power Operation (Commercial/Military)
  - 690 mW Active - 15, 17
  - 550/660 mW Active - 20, 25, 35, 45, 55
  - 193/220 mW Standby (TTL Input)
  - 83/110 mW Standby (CMOS Input) P4C1981/82
  - 1.1/5.5 mW Standby (CMOS Input) P4C1981L/82L
- Output Enable and Dual Chip Enable Functions
- 5V ± 10% Power Supply
- Data Retention with 2.0V Supply, 10 μA Typical Current
- Separate Inputs and Outputs
  - P4C1981/L Input Data at Outputs during Write
  - P4C1982/L Outputs in High Z during Write
- Fully TTL Compatible Inputs and Outputs
- Produced with PACE Technology™
- Standard Pinout (JEDEC Approved)
  - 28-Pin 300 mil DIP, SOJ
  - 28-Pin 350 x 550 mil LCC



## ★ DESCRIPTION


The P4C1982/L and P4C1981/L are 65,536-bit (16K x 4) ultra high speed static RAMs similar to the P4C198, but with separate data I/O pins. The P4C1981/L feature a transparent write operation when  $\overline{OE}$  is low; the outputs of the P4C1982/L are in high impedance during the write cycle. All devices have low power standby modes. The RAMs operate from a single 5V ±10% tolerance power supply. With battery backup, data integrity is maintained for supply voltages down to 2.0V. Current drain is typically 10 μA from 2.0V supply.

CMOS is utilized to reduce power consumption to a low 690 mW active, 193 mW standby. For the P4C1982L and P4C1981L, power is only 1.1 mW standby with CMOS input levels. The P4C1982/L and P4C1981/L are members of a family of PACE RAM™ products offering super fast access times never before available at these complexity levels in TTL-compatible bipolar or CMOS technologies. The P4C1982/L and P4C1981/L are manufactured with PACE Technology™.


Access times as fast as 15 nanoseconds are available, permitting greatly enhanced system operating speeds.

The P4C1982/L and P4C1981/L are available in 28-pin 300 mil DIP and SOJ, and in 28-pin 350x550 mil LCC packages providing excellent board level densities.

## ★ FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



**MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Power Supply Pin with Respect to GND	-0.5 to +7	V
V <sub>TERM</sub>	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to V <sub>CC</sub> +0.5	V
T <sub>A</sub>	Operating Temperature	-55 to +125	°C

1534 Tbl 01

Symbol	Parameter	Value	Unit
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

1534 Tbl 02

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade <sup>(2)</sup>	Ambient Temperature	GND	V <sub>CC</sub>
Military	-55 to +125°C	0V	5.0V ± 10%

1534 Tbl 03

Grade <sup>(2)</sup>	Ambient Temperature	GND	V <sub>CC</sub>
Commercial	0°C to +70°C	0V	5.0V ± 10%

1534 Tbl 04

**DC ELECTRICAL CHARACTERISTICS**

Over recommended operating temperature and supply voltage<sup>(2)</sup>

Sym.	Parameter	Test Conditions	P4C1981 P4C1982		P4C1981L P4C1982L		Unit
			Min	Max	Min	Max	
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>CC</sub> +0.5	2.2	V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage		-0.5 <sup>(3)</sup>	0.8	-0.5 <sup>(3)</sup>	0.8	V
V <sub>HC</sub>	CMOS Input High Voltage		V <sub>CC</sub> -0.2	V <sub>CC</sub> +0.5	V <sub>CC</sub> -0.2	V <sub>CC</sub> +0.5	V
V <sub>LC</sub>	CMOS Input Low Voltage		-0.5 <sup>(3)</sup>	0.2	-0.5 <sup>(3)</sup>	0.2	V
V <sub>CD</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA	—	-1.2	—	-1.2	V
V <sub>OL</sub>	Output Low Voltage (TTL Load)	I <sub>OL</sub> = +10 mA, V <sub>CC</sub> = Min. I <sub>OL</sub> = +8 mA, V <sub>CC</sub> = Min.	—	0.5 0.4	—	0.5 0.4	V
V <sub>OLC</sub>	Output Low Voltage (CMOS Load)	I <sub>OLC</sub> = +100 μA, V <sub>CC</sub> = Min.	—	0.2	—	0.2	V
V <sub>OH</sub>	Output High Voltage (TTL Load)	I <sub>OH</sub> = -4 mA, V <sub>CC</sub> = Min.	2.4	—	2.4	—	V
V <sub>OHC</sub>	Output High Voltage (CMOS Load)	I <sub>OHC</sub> = -100 μA, V <sub>CC</sub> = Min.	V <sub>CC</sub> -0.2	—	V <sub>CC</sub> -0.2	—	V
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = GND to V <sub>CC</sub>	Mil. Com'l.	-10 +10 -5 +5	-5 +5 -2 +2	-5 +5 -2 +2	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max., CE <sub>1</sub> , CE <sub>2</sub> = V <sub>IH</sub> V <sub>OUT</sub> = GND to V <sub>CC</sub>	Mil. Com'l.	-10 +10 -5 +5	-5 +5 -2 +2	-5 +5 -2 +2	μA

1534 Tbl 05

**CAPACITANCES<sup>(4)</sup>**

(V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Typ.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	pF

1534 Tbl 06

Symbol	Parameter	Conditions	Typ.	Unit
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	pF

1534 Tbl 07

**Notes:**

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- Transient inputs with V<sub>IL</sub> and I<sub>IL</sub> not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20 ns.
- This parameter is sampled and not 100% tested.

**POWER DISSIPATION CHARACTERISTICS**

T-46-23-10

Over recommended operating temperature and supply voltage<sup>(2)</sup>

Symbol	Parameter	Test Conditions	P4C1981 P4C1982		P4C1981L P4C1982L		Unit
			Min	Max	Min	Max	
$I_{CC}$	Dynamic Operating Current - 15, 17	$V_{CC} = \text{Max.}, f = \text{Max.},$ Outputs Open	Mil. Com'l.	— 125	n/a 125	— n/a	n/a mA
$I_{CC}$	Dynamic Operating Current - 20, 25, 35, 45, 55	$V_{CC} = \text{Max.}, f = \text{Max.},$ Outputs Open	Mil. Com'l.	— 100	120 100	— 100	120 100
$I_{SB}$	Standby Power Supply Current (TTL Input Levels)	$\overline{CE}_1, \overline{CE}_2 \geq V_{IH},$ $V_{CC} = \text{Max.},$ $f = \text{Max.},$ Outputs Open	Mil. Com'l.	— 35	40 35	— 35	40 35
$I_{SB1}$	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE}_1, \overline{CE}_2 \geq V_{HC},$ $V_{CC} = \text{Max.},$ $f = 0,$ Outputs Open, $V_{IN} \leq V_{LC}$ or $V_{IN} \geq V_{HC}$	Mil. Com'l.	— 15	20 15	— 0.2	1.0 0.2

n/a = Not Applicable

1534 Tbl 08

**DATA RETENTION CHARACTERISTICS (P4C1981L and P4C1982L Only)**

Symbol	Parameter	Test Condition	Min	Typ.* $V_{CC} =$		Max $V_{CC} =$		Unit
				2.0V	3.0V	2.0V	3.0V	
$V_{DR}$	$V_{CC}$ for Data Retention		2.0					V
$I_{CCDR}$	Data Retention Current	Mil. Com'l.		10 10	15 15	600 150	900 225	$\mu A$ $\mu A$
$t_{CDR}$	Chip Deselect to Data Retention Time	$\overline{CE}_1$ or $\overline{CE}_2 \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	0					ns
$t_R^\dagger$	Operation Recovery Time		$t_{RC}^s$					ns


\* $T_A = +25^\circ C$

$t_{RC}$  = Read Cycle Time

<sup>†</sup>This parameter is guaranteed but not tested.

1534 Tbl 09

**DATA RETENTION WAVEFORM**



1534 03

AC CHARACTERISTICS—READ CYCLE


( $V_{cc} = 5V \pm 10\%$ , All Temperature Ranges)<sup>(2)</sup>

Sym.	Parameter	-15*		-17		-20		-25		-35		-45		-55		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$t_{RC}$	Read Cycle Time	15		17		20		25		35		45		55		ns
$t_{AA}$	Address Access Time		15		17		20		25		35		45		55	ns
$t_{AC}$	Chip Enable Access Time		15		17		20		25		35		45		55	ns
$t_{OH}$	Output Hold from Address Change	2		3		3		3		3		3		3		ns
$t_{LZ}$	Chip Enable to Output in Low Z	2		2		2		2		3		3		3		ns
$t_{HZ}$	Chip Disable to Output in High Z		7		7		10		10		15		15		20	ns
$t_{OE}$	Output Enable Low to Data Valid		9		10		12		15		21		27		35	ns
$t_{OLZ}$	Output Enable to Output in Low Z	2		2		2		2		3		3		3		ns
$t_{OHZ}$	Output Disable to Output in High Z		6		7		8		10		14		15		20	ns
$t_{PU}$	Chip Enable to Power Up Time	0		0		0		0		0		0		0		ns
$t_{PD}$	Chip Disable to Pwr Down Time		15		17		20		25		25		30		30	ns

\* $V_{cc} = 5V \pm 5\%$  for -15

1534 Tbl 10

READ CYCLE NO.1 (OE controlled)<sup>(9)</sup>




1534 04

Notes:

- 5.  $\overline{WE}$  is high for READ cycle.
- 6.  $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{OE}$  are low for READ cycle.
- 7.  $\overline{OE}$  is low for the cycle.
- 8. ADDRESS must be valid prior to, or coincident with,  $\overline{CE}_1$ , and  $\overline{CE}_2$  transition low.
- 9. Transition is measured  $\pm 200mV$  from steady state voltage prior to change, with loading as specified in Figure 1.
- 10. Read Cycle Time is measured from the last valid address to the first transitioning address.

READ CYCLE NO.2 (ADDRESS controlled) <sup>(5,6)</sup>


T-46-23-10



1534 05

READ CYCLE NO.3 ( $\overline{CE}_1, \overline{CE}_2$  controlled) <sup>(5,7,8)</sup>

2



1534 06

Notes:  
 11. Transitions caused by a chip enable control have similar delays irrespective of whether  $\overline{CE}_1$  or  $\overline{CE}_2$  causes them.

★  
AC ELECTRICAL CHARACTERISTICS—WRITE CYCLE


(V<sub>CC</sub> = 5V ± 10%, All Temperature Ranges)<sup>(2)</sup>

Sym.	Parameter	-15*		-17		-20		-25		-35		-45		-55		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>WC</sub>	Write Cycle Time	13		14		15		20		30		40		50		ns
t <sub>CW</sub>	Chip Enable Time to End of Write	10		12		15		20		30		35		40		ns
t <sub>AW</sub>	Address Valid to End of Write	10		12		15		20		25		35		40		ns
t <sub>AS</sub>	Address Set-up Time	0		0		0		0		0		0		0		ns
t <sub>WP</sub>	Write Pulse Width	10		12		15		20		25		35		40		ns
t <sub>WR</sub>	Write Recovery Time	0		0		0		0		0		0		0		ns
t <sub>AH</sub>	Address Hold Time From End Of Write	0		0		0		0		0		0		0		ns
t <sub>OW</sub>	Data Valid to End of Write	7		8		10		13		15		20		25		ns
t <sub>DH</sub>	Data Hold Time	0		0		0		0		0		3		5		ns
t <sub>WZ</sub>	Write Enable to Output in High Z (P4C1982)		7		7		8		10		10		15		20	ns
t <sub>OW</sub>	Output Active from End of Write (P4C1982)	2		2		2		2		3		3		3		ns
t <sub>AWE</sub>	Write Enable to Data-out Valid (P4C1981)		13		15		18		20		30		35		40	ns
t <sub>ADV</sub>	Data-in Valid to Data-out Valid (P4C1981)		13		15		18		20		30		35		40	ns

\*V<sub>CC</sub> = 5V ± 5% for -15

WRITE CYCLE NO. 1 (With  $\overline{OE}$  high)


T-46-23-10



2

1534 07

WRITE CYCLE NO. 2 ( $\overline{WE}$  CONTROLLED) (12,13)




1534 08

Notes:

- 12.  $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{WE}$  must be low for WRITE cycle.
- 13.  $\overline{OE}$  is low for this WRITE cycle.
- 14. If  $\overline{CE}_1$  or  $\overline{CE}_2$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a low impedance state.

- 15. Write Cycle Time is measured from the last valid address to the first transitioning address.

WRITE CYCLE NO. 3 ( $\overline{CE}_1, \overline{CE}_2$  CONTROLLED) <sup>(11,12)</sup>



1534 09

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

1534 Tbl 12

TRUTH TABLE  
P4C1981/L (P4C1982/L)


$\overline{CE}_1$	$\overline{CE}_2$	WE	OE	Mode	Output
H	X	X	X	Standby	High Z
X	H	X	X	Standby	High Z
L	L	H	H	Output Inhibit	High Z
L	L	H	L	READ	$D_{OUT}$
L	L	L	H	WRITE	High Z
L	L	L	L	WRITE	$D_{IN}$ (High Z)

1534 Tbl 13



1534 10

Figure 1. Output Load



1534 11

Figure 2. Thevenin Equivalent

\* Including scope and test fixture.


**Note:**  
Due to the ultra-high speed of the P4C1981/L and P4C1982/L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the  $V_{CC}$  and ground planes directly up to the contactor fingers. A 0.01  $\mu$ F high frequency capacitor is also required between

$V_{CC}$  and ground. To avoid signal reflections, proper termination must be used; for example, a 50 $\Omega$  test environment should be terminated into a 50 $\Omega$  load with 1.73V (Thevenin Voltage) at the comparator input, and a 116 $\Omega$  resistor must be used in series with  $D_{OUT}$  to match 166 $\Omega$  (Thevenin Resistance).



**ORDERING INFORMATION**

T-46-23-10



- l = Ultra-low standby power designator L, if needed.
- ss = Speed (access/cycle time in ns), e.g., 25, 35
- p = Package code, i.e., P, J, C, L.
- t = Temperature range, i.e., C, M, MB.

1534 12



**PACKAGE SUFFIX**

Package Suffix	Description
P	Plastic DIP, 300 mil wide standard
J	Plastic SOJ, 300 mil wide standard
C	Sidebrazed DIP, 300 mil wide standard
L	Leadless Chip Carrier (ceramic)

1534 Tbl 14

**TEMPERATURE RANGE SUFFIX**

Temperature Range Suffix	Description
C	Commercial Temperature Range, 0°C – +70°C.
M	Military Temperature Range, –55°C – +125°C.
MB	Mil. Temp. with MIL-STD-883C Class B compliance

1534 Tbl 15

**SELECTION GUIDE**

The P4C1981 and P4C1982 are available in the following temperature, speed and package options. The P4C1981L and P4C1982L are only available with access times of 20 ns and slower for commercial temperatures, 25 ns and slower for military temperatures.

Temperature Range	Package	Speed (ns)						
		15	17	20	25	35	45	55
Commercial	Plastic DIP	-15PC	-17PC	-20PC	-25PC	-35PC	N/A	N/A
	Plastic SOJ	-15JC	-17JC	-20JC	-25JC	-35JC	N/A	N/A
	Sidebrazed DIP	-15CC	-17CC	-20CC	-25CC	-35CC	N/A	N/A
	LCC	-15LC	-17LC	-20LC	-25LC	-35LC	N/A	N/A
Military Temp.	Sidebrazed DIP	N/A	N/A	-20CM	-25CM	-35CM	-45CM	-55CM
	LCC	N/A	N/A	-20LM	-25LM	-35LM	-45LM	-55LM
Military Processed*	Sidebrazed DIP	N/A	N/A	-20CMB	-25CMB	-35CMB	-45CMB	-55CMB
	LCC	N/A	N/A	-20LMB	-25LMB	-35LMB	-45LMB	-55LMB

\* Military temperature range with MIL-STD-883 Revision C, Class B processing.  
N/A = Not available

1534 Tbl 16