

54AC257 • 54ACT257

Quad 2-Input Multiplexer with TRI-STATE® Outputs



General Description

The 'AC/'ACT257 is a quad 2-input multiplexer with TRI-STATE outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (noninverted) form. The outputs may be switched to a high impedance state by placing a logic HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus-oriented systems.

Features

- I_{CC} and I_{OZ} reduced by 50%
- Multiplexer expansion by tying outputs together
- Noninverting TRI-STATE outputs
- Outputs source/sink 24 mA
- 'ACT257 has TTL-compatible inputs
- Standard Military Drawing (SMD)
 - 'AC257: 5962-88703
 - 'ACT257: 5962-89689

Logic Symbols




Pin Names	Description
S	Common Data Select Input
\overline{OE}	TRI-STATE Output Enable Input
$I_{0a}-I_{0d}$	Data Inputs from Source 0
$I_{1a}-I_{1d}$	Data Inputs from Source 1
Z_a-Z_d	TRI-STATE Multiplexer Outputs


TRI-STATE® is a registered trademark of National Semiconductor Corporation.
FACT™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagrams

Pin Assignment for
DIP and Flatpak



Pin Assignment for LCC



Functional Description

The 'AC/ACT257 is quad 2-input multiplexer with TRI-STATE outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the I_{0x} inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in true (noninverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$Z_a = \overline{OE} \cdot (1_{1a} \cdot S + I_{0a} \cdot \overline{S})$$

$$Z_b = \overline{OE} \cdot (1_{1b} \cdot S + I_{0b} \cdot \overline{S})$$

$$Z_c = \overline{OE} \cdot (1_{1c} \cdot S + I_{0c} \cdot \overline{S})$$

$$Z_d = \overline{OE} \cdot (1_{1d} \cdot S + I_{0d} \cdot \overline{S})$$


When the Output Enable (\overline{OE}) is HIGH, the outputs are forced to a high impedance state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to TRI-STATE devices whose outputs are tied together are designed so there is no overlap.

Truth Table

Output Enable	Select Input	Data Inputs		Outputs
		I_0	I_1	
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	±50 mA
DC V_{CC} or Ground Current Per Output Pin (I_{CC} or I_{GND})	±50 mA
Storage Temperature (T_{STG})	-65°C to +150°C
Junction Temperature (T_J)	
CDIP	175°C

Recommended Operating Conditions

Supply Voltage (V_{CC})	
'AC	2.0V to 6.0V
'ACT	4.5V to 5.5V
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	
54AC/ACT	-55°C to +125°C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
'AC Devices	
V_{IN} from 30% to 70% of V_{CC}	
V_{CC} @ 3.3V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
'ACT Devices	
V_{IN} from 0.8V to 2.0V	
V_{CC} @ 4.5V, 5.5V	125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

DC Characteristics for 'AC Family Devices

Symbol	Parameter	V_{CC} (V)	54AC	Units	Conditions	
			$T_A =$ -55°C to +125°C			
			Guaranteed Limits			
V_{IH}	Minimum High Level Input Voltage	3.0	2.1	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
		4.5	3.15			
		5.5	3.85			
V_{IL}	Maximum Low Level Input Voltage	3.0	0.9	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
		4.5	1.35			
		5.5	1.65			
V_{OH}	Minimum High Level Output Voltage	3.0	2.9	V	$I_{OUT} = -50 \mu A$	
		4.5	4.4			
		5.5	5.4			
			3.0	2.4	V	(Note 2) $V_{IN} = V_{IL}$ or V_{IH} -12 mA I_{OH} -24 mA -24 mA
			4.5	3.7		
			5.5	4.7		
V_{OL}	Maximum Low Level Output Voltage	3.0	0.1	V	$I_{OUT} = 50 \mu A$	
		4.5	0.1			
		5.5	0.1			
			3.0	0.50	V	(Note 2) $V_{IN} = V_{IL}$ or V_{IH} 12 mA I_{OL} 24 mA 24 mA
			4.5	0.50		
			5.5	0.50		
I_{IN}	Maximum Input Leakage Current	5.5	±1.0	μA	$V_I = V_{CC}, GND$	

DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	54AC	Units	Conditions
			T _A = -55°C to +125°C		
			Guaranteed Limits		
I _{OZ}	Maximum TRI-STATE Leakage Current	5.5	±10.0	µA	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , GND V _O = V _{CC} , GND
I _{OLD}	(Note 3) Minimum Dynamic Output Current	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}		5.5	-50	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	80.0	µA	V _{IN} = V _{CC} or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

Note 5: I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V _{CC} (V)	54ACT	Units	Conditions	
			T _A = -55°C to +125°C			
			Guaranteed Limits			
V _{IH}	Minimum High Level Input Voltage	4.5	2.0	V	V _{OUT} = 0.1V or V _{CC} - 0.1V	
		5.5	2.0			
V _{IL}	Maximum Low Level Input Voltage	4.5	0.8	V	V _{OUT} = 0.1V or V _{CC} - 0.1V	
		5.5	0.8			
V _{OH}	Minimum High Level Output Voltage	4.5	4.4	V	I _{OUT} = -50 µA	
		5.5	5.4			
			4.5	3.70	V	(Note 6) V _{IN} = V _{IL} or V _{IH} I _{OH} -24 mA -24 mA
			5.5	4.70		
V _{OL}	Maximum Low Level Output Voltage	4.5	0.1	V	I _{OUT} = 50 µA	
		5.5	0.1			
			4.5	0.50	V	(Note 6) V _{IN} = V _{IL} or V _{IH} I _{OL} 24 mA 24 mA
			5.5	0.50		
I _{IN}	Maximum Input Leakage Current	5.5	±1.0	µA	V _I = V _{CC} , GND	
I _{OZ}	Maximum TRI-STATE Leakage Current	5.5	±10.0	µA	V _I = V _{IL} , V _{IH} V _O = V _{CC} , GND	
I _{CCT}	Maximum I _{CC} /Input	5.5	1.6	mA	V _I = V _{CC} - 2.1V	
I _{OLD}	(Note 7) Minimum Dynamic Output Current	5.5	50	mA	V _{OLD} = 1.65V Max	
I _{OHD}		5.5	-50	mA	V _{OHD} = 3.85V Min	

DC Characteristics for 'ACT Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	54ACT		Units	Conditions
			T _A = -55°C to +125°C			
			Guaranteed Limits			
I _{CC}	Maximum Quiescent Supply Current	5.5	80.0		μA	V _{IN} = V _{CC} or GND

Note 6: All outputs loaded; thresholds on input associated with output under test.

Note 7: Maximum test duration 2.0 ms, one output loaded at a time.

Note 8: I_{CC} for 54ACT @ 25°C is identical to 74ACT @ 25°C.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V) (Note 9)	54AC		Units
			T _A = -55°C to +125°C C _L = 50 pF		
t _{PLH}	Propagation Delay I _n to Z _n	3.3	1.0	11.0	ns
		5.0	1.0	8.0	
t _{PHL}	Propagation Delay I _n to Z _n	3.3	1.0	11.0	ns
		5.0	1.0	8.5	
t _{PLH}	Propagation Delay S to Z _n	3.3	1.0	14.5	ns
		5.0	1.0	11.0	
t _{PHL}	Propagation Delay S to Z _n	3.3	1.0	14.5	ns
		5.0	1.0	11.0	
t _{PZH}	Output Enable Time	3.3	1.0	13.0	ns
		5.0	1.0	10.0	
t _{PZL}	Output Enable Time	3.3	1.0	11.0	ns
		5.0	1.0	9.5	
t _{PHZ}	Output Disable Time	3.3	1.0	13.0	ns
		5.0	1.0	11.0	
t _{PLZ}	Output Disable Time	3.3	1.0	10.5	ns
		5.0	1.0	9.5	

Note 9: Voltage Range 3.3 is 3.0V ±0.3V

Voltage Range 5.0 is 5.0V ±0.5V

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V) (Note 10)	54ACT		Units
			T _A = -55°C to +125°C C _L = 50 pF		
t _{PLH}	Propagation Delay I _n to Z _n	5.0	1.0	8.0	ns
t _{PHL}	Propagation Delay I _n to Z _n	5.0	1.0	9.5	ns
t _{PLH}	Propagation Delay S to Z _n	5.0	1.0	11.0	ns
t _{PHL}	Propagation Delay S to Z _n	5.0	1.0	11.5	ns
t _{PZH}	Output Enable Time	5.0	1.0	9.5	ns

AC Electrical Characteristics (Continued)



Symbol	Parameter	V _{CC} (V) (Note 10)	54ACT		Units
			T _A = -55°C to +125°C C _L = 50 pF		
t _{PZL}	Output Enable Time	5.0	1.0	9.5	ns
t _{PHZ}	Output Disable Time	5.0	1.0	10.5	ns
t _{PLZ}	Output Disable Time	5.0	1.0	9.5	ns

Note 10: Voltage Range 5.0 is 5.0V ±0.5V

Capacitance


Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	50.0	pF	V _{CC} = 5.0V

Physical Dimensions inches (millimeters) unless otherwise noted



E20A (REV D)

**20 Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E20A**



W16A (REV H)

**16 Lead Ceramic Flatpak (F)
NS Package Number W16A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

[Products](#) > [Military/Aerospace](#) > [Logic](#) > [FACT ACT](#) > [54ACT257](#)

54ACT257 Product Folder

Quad 2-Input Multiplexer with TRI-STATE Outputs

[General Description](#)

[Features](#)

[Datasheet](#)

[Package & Models](#)

[Samples & Pricing](#)

Datasheet

Title	Size in Kbytes	Date	View Online	Download	Receive via Email
54AC257 54ACT257 Quad 2-Input Multiplexer with TRI-STATE Outputs	120 Kbytes	6-Aug-98	View Online	Download	Receive via Email
54ACT257 Mil-Aero Datasheet MN54ACT257-X	14 Kbytes		View Online	Download	Receive via Email
54ACT257 Mil-Aero Datasheet MV54ACT257-X	21 Kbytes		View Online	Download	Receive via Email

If you have trouble printing or viewing PDF file(s), see [Printing Problems](#).

Package Availability, Models, Samples & Pricing

Part Number	Package			Status	Models		Samples & Electronic Orders	Budgetary Pricing		Std Pack Size	Package Marking
	Type	Pins	MSL		SPICE	IBIS		Qty	\$US each		
5962-89689012A (54ACT257LMQB)	LCC	20	MSL	Full production	N/A	N/A		50+	\$8.0000	rail of 50	[logo]cZcSc4cA 54ACT257 LMQB/QcMSE 5962- 89689012A
5962R89689012A (54ACT257LMQB-RH)	LCC	20	MSL	Full production	N/A	N/A		50+	\$82.0000	rail of 50	[logo]cZcSc4cA 54ACT257 LMQB-RH R89689012A QcMSE
5962-8968901EA (54ACT257DMQB)	CERDIP	16	MSL	Full production	N/A	N/A	Buy Now	50+	\$4.3200	rail of 25	[logo]cZcSc4cASE 54ACT257DMQB /QcM 5962-8968901EA
5962R8968901EA (54ACT257DMQB-RH)	CERDIP	16	MSL	Full production	N/A	N/A		50+	\$76.0000	rail of 25	[logo]cZcSc4cASE 54ACT257DMQB- RH QcM 5962R8968901EA

5962-8968901FA (54ACT257FMQB)	CERPACK	16	MSL	Full production	N/A	N/A	50+	\$8.0000	rail of 19	cZcSc4cASE 54ACT257FMQB QcM 5962- 8968901FA
5962R8968901FA (54ACT257FMQB-RH)	CERPACK	16	MSL	Full production	N/A	N/A	50+	\$76.0000	rail of 19	cZcSc4cASE 54ACT257FMQB -RH /QcM 5962 R8968901FA
5962R8968901V2A (54ACT257ERQMLV)	LCC	20	MSL	Full production	N/A	N/A	50+	\$138.0000	rail of 50	cZcSc4cA 54ACT257E RQMLV SE 5962R 8968901V2A
5962R8968901VEA (54ACT257JRQMLV)	CERDIP	16	MSL	Full production	N/A	N/A	50+	\$138.0000	rail of 25	cZcSc4cASE 54ACT257JRQMLV 5962R8968901VEA
RM54ACT257VFA	CERPACK	16	MSL	Preliminary	N/A	N/A			rail of N/A	cZcSc4cASE RM54ACT257 VFA cR WAFER#
5962R8968901VFA (54ACT257WRQMLV)	CERPACK	16	MSL	Full production	N/A	N/A	50+	\$138.0000	rail of 19	cZcSc4cASE 54ACT257W RQMLV 5962 R8968901VFA

General Description

The 'AC/'ACT257 is a quad 2-input multiplexer with TRI-STATE outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (noninverted) form. The outputs may be switched to a high impedance state by placing a logic HIGH on the common Output Enable (OE#) input, allowing the outputs to interface directly with bus-oriented systems.

Features

- I_{CC} and I_{OZ} reduced by 50%
- Multiplexer expansion by tying outputs together
- Noninverting TRI-STATE outputs
- Outputs source/sink 24 mA
- 'ACT257 has TTL-compatible inputs
- Standard Military Drawing (SMD)
 - 'AC257: 5962-88703
 - 'ACT257: 5962-89689

[Information as of 5-Aug-2002]

Search

[Design](#)

[Purchasing](#)

[Quality](#)

[Company](#)

[Home](#)

[About Languages](#) . [Website Guide](#) . [About "Cookies"](#) . National is [QS 9000 Certified](#) . [Privacy/Security Statement](#) .

[Contact Us](#) . [Site Terms & Conditions of Use](#) . Copyright 2002 © National Semiconductor Corporation . [My Preferences](#) .

[Feedback](#)