

# 512Kx8 MONOLITHIC NOR FLASH SMD 5962-96692\*

WMF512K8-XXX5



## FEATURES

- Access Times of 60, 70, 90, 120, 150ns
- Packaging
  - 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300)
  - 32 lead, Hermetic Ceramic, 0.400" SOJ (Package 101)
  - 32 pin, Rectangular Ceramic Leadless Chip Carrier (Package 601)
  - 32 lead Flatpack (Package 220)
- 100,000 Erase/Program Cycles Minimum
- Sector Erase Architecture
  - 8 equal size sectors of 64K bytes each
  - Any combination of sectors can be concurrently erased. Also supports full chip erase


- Organized as 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Programming.
- Low Power CMOS
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Page Program Operation and Internal Program Control Time.

Note: For programming information and waveforms refer to Flash Programming 4M5 Application Note AN0037.


This product is subject to change without notice.

\* For reference only – see table on page 9

## PIN CONFIGURATION FOR WMF512K8-XXX5



## PIN CONFIGURATION FOR WMF512K8-XCLX5



## PIN DESCRIPTION

A0-18	Address Inputs
I/O0-7	Data Input/Output
CS#	Chip Select
OE#	Output Enable
WE#	Write Enable
Vcc	+5.0V Power
Vss	Ground

**ABSOLUTE MAXIMUM RATINGS (1)**

Parameter		Unit
Operating Temperature (Mil.)	-55 to +125	°C
Supply Voltage (V <sub>CC</sub> ) (1)	-2.0 to +7.0	V
Signal Voltage Range(any pin except A9) (2)	-2.0 to +7.0	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Data Retention Mil Temp	20	years
Endurance - erase/program cycle	100,000 min	cycles
A9 Voltage for sector protect (V <sub>ID</sub> ) (3)	-2.0 to +12.5	V

## NOTES:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is V<sub>CC</sub> + 0.5V. During voltage transitions, outputs may overshoot to V<sub>CC</sub> + 2.0 V for periods of up to 20ns.
- Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 may overshoot V<sub>SS</sub> to -2V for periods of up to 20ns. Maximum DC input voltage on A9 is +12.5V which may overshoot to 13.5 V for periods up to 20ns.

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Operating Temp. (Mil.)	T <sub>A</sub>	-55	+125	°C
Operating Temp. (Ind.)	T <sub>A</sub>	-40	+85	°C
Operating Temp. (Com.)	T <sub>A</sub>	0	+70	°C

**CAPACITANCE**T<sub>A</sub> = +25°C

Parameter	Symbol	Conditions	Max	Unit
Address Input capacitance	CAD	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	15	pF
Output Enable capacitance	COE	V <sub>IN</sub> = 0 V, f = 1.0 MHz	15	pF
Write Enable capacitance	CWE	V <sub>IN</sub> = 0 V, f = 1.0 MHz	15	pF
Chip Select capacitance	CCS	V <sub>IN</sub> = 0 V, f = 1.0 MHz	15	pF
Data I/O capacitance	CI/O	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	15	pF

This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS – CMOS COMPATIBLE**

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = V <sub>CC MAX</sub> , V <sub>IN</sub> = GND to V <sub>CC</sub>		10	µA
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> = V <sub>CC MAX</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10	µA
V <sub>CC</sub> Active Current for Read (1, 2)	I <sub>CC1</sub>	CS# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , f = 5MHz		35	mA
V <sub>CC</sub> Active Current for Program or Erase (2, 3)	I <sub>CC2</sub>	CS# = V <sub>IL</sub> , OE# = V <sub>IH</sub>		50	mA
V <sub>CC</sub> Standby Current (2)	I <sub>SB</sub>	CS# = V <sub>CC</sub> ± 0.5V, f = 5MHz		1.6	mA
Input High Voltage	V <sub>IH</sub>		2.0	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>		-0.5	+0.8	V
A9 Voltage for Sector Protect	V <sub>ID</sub>		11.5	12.5	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA, V <sub>CC</sub> = V <sub>CC MIN</sub>		0.45	V
Output High Voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -2.5 mA, V <sub>CC</sub> = V <sub>CC MIN</sub>	0.85 x V <sub>CC</sub>		V
Low V <sub>CC</sub> Lock-Out Voltage	V <sub>LKO</sub>		3.2	4.2	V

## NOTES:

- The I<sub>CC</sub> current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2mA/MHz, with OE# at V<sub>IH</sub>.
- Maximum current specifications are tested with V<sub>CC</sub> = V<sub>CC MAX</sub>
- I<sub>CC</sub> active while Embedded Algorithm (program or erase) is in progress.


## AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, CS# CONTROLLED

Parameter	Symbol		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	60		70		90		120		150		ns
Write Enable Setup Time	$t_{WLEL}$	$t_{WS}$	0		0		0		0		0		ns
Chip Select Pulse Width	$t_{ELEH}$	$t_{CP}$	40		45		45		50		50		ns
Address Setup Time	$t_{AVEL}$	$t_{AS}$	0		0		0		0		0		ns
Data Setup Time	$t_{DVEH}$	$t_{DS}$	40		45		45		50		50		ns
Data Hold Time	$t_{EHDX}$	$t_{DH}$	0		0		0		0		0		ns
Address Hold Time	$t_{ELAX}$	$t_{AH}$	45		45		45		50		50		ns
Chip Select Pulse Width High	$t_{EHEL}$	$t_{CPH}$	20		20		20		20		20		ns
Duration of Byte Programming Operation (1)	$t_{WHWH1}$			300		300		300		300		300	$\mu$ s
Sector Erase Time (2)	$t_{WHWH2}$			15		15		15		15		15	sec
Read Recovery Time	$t_{GHEL}$		0		0		0		0		0		ns
Chip Programming Time				11		11		11		11		11	sec
Chip Erase Time (3)				64		64		64		64		64	sec

## NOTES:

1. Typical value for  $t_{WHWH1}$  is 7 $\mu$ s.
2. Typical value for  $t_{WHWH2}$  is 1sec.
3. Typical value for Chip Erase time is 8sec.

## AC TEST CIRCUIT



## AC Test Conditions

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

## NOTES:

- $V_z$  is programmable from -2V to +7V.  
 $I_{oL}$  &  $I_{oH}$  programmable from 0 to 16mA.  
Tester Impedance  $Z_0 = 75\ \Omega$ .  
 $V_z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .  
 $I_{oL}$  &  $I_{oH}$  are adjusted to simulate a typical resistive load circuit.  
ATE tester includes jig capacitance.

## AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, WE# CONTROLLED

Parameter	Symbol		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>WC</sub>	60		70		90		120		150		ns
Chip Select Setup Time	t <sub>ELWL</sub>	t <sub>Cs</sub>	0		0		0		0		0		ns
Write Enable Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	40		45		45		50		50		ns
Address Setup Time	t <sub>AVWH</sub>	t <sub>AS</sub>	0		0		0		0		0		ns
Data Setup Time	t <sub>DVWH</sub>	t <sub>DS</sub>	40		45		45		50		50		ns
Data Hold Time	t <sub>WHDX</sub>	t <sub>DH</sub>	0		0		0		0		0		ns
Address Hold Time	t <sub>WHAX</sub>	t <sub>AH</sub>	45		45		45		50		50		ns
Write Enable Pulse Width High	t <sub>WHWL</sub>	t <sub>WPH</sub>	20		20		20		20		20		ns
Duration of Byte Programming Operation (1)	t <sub>WHWH1</sub>			300		300		300		300		300	μs
Sector Erase Time (2)	t <sub>WHWH2</sub>			15		15		15		15		15	sec
Read Recovery Time before Write	t <sub>GHWL</sub>		0		0		0		0		0		ms
VCC Set-up Time		t <sub>VCS</sub>	50		50		50		50		50		μs
Chip Programming Time				11		11		11		11		11	sec
Output Enable Setup Time		t <sub>OES</sub>	0		0		0		0		0		ns
Output Enable Hold Time (4)		t <sub>OEH</sub>	10		10		10		10		10		ns
Chip Erase Time (3)				64		64		64		64		64	sec

## NOTES:

1. Typical value for t<sub>WHWH1</sub> is 7μs.
2. Typical value for t<sub>WHWH2</sub> is 1sec.
3. Typical value for Chip Erase time is 8sec.
4. For Toggle and Data# Polling.


## AC CHARACTERISTICS – READ ONLY OPERATIONS

Parameter	Symbol		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>AVAV</sub>	t <sub>RC</sub>	60		70		90		120		150		ns
Address Access Time	t <sub>AVQV</sub>	t <sub>ACC</sub>		60		70		90		120		150	ns
Chip Select Access Time	t <sub>ELQV</sub>	t <sub>CE</sub>		60		70		90		120		150	ns
Output Enable to Output Valid	t <sub>GLQV</sub>	t <sub>OE</sub>		30		35		35		50		55	ns
Chip Select to Output High Z (1)	t <sub>EHQZ</sub>	t <sub>DF</sub>		20		20		20		30		35	ns
Output Enable High to Output High Z (1)	t <sub>GHQZ</sub>	t <sub>DF</sub>		20		20		20		30		35	ns
Output Hold from Address, CS# or OE# Change, whichever is first	t <sub>AXQX</sub>	t <sub>OH</sub>	0		0		0		0		0		ns


## NOTE:

1. Guaranteed by design, but not tested


**PACKAGE 101 – 32 LEAD, CERAMIC SOJ**



**PACKAGE 220 – 32 LEAD, CERAMIC FLATPACK**




PACKAGE 300 – 32 PIN, CERAMIC DIP, SINGLE CAVITY SIDE BRAZED




ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

**PACKAGE 601: 32 PIN, RECTANGULAR CERAMIC LEADLESS CHIP CARRIER**



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

**ORDERING INFORMATION**





DEVICE TYPE	SECTOR SIZE	SPEED	PACKAGE	SMD NO.
512K x 8 Flash Monolithic	64KByte	150ns	32 pin DIP (C)	5962-96692 01HXX
512K x 8 Flash Monolithic	64KByte	120ns	32 pin DIP (C)	5962-96692 02HXX
512K x 8 Flash Monolithic	64KByte	90ns	32 pin DIP (C)	5962-96692 03HXX
512K x 8 Flash Monolithic	64KByte	70ns	32 pin DIP (C)	5962-96692 04HXX
512K x 8 Flash Monolithic	64KByte	150ns	32 lead SOJ (DE)	5962-96692 01HXX
512K x 8 Flash Monolithic	64KByte	120ns	32 lead SOJ (DE)	5962-96692 02HXX
512K x 8 Flash Monolithic	64KByte	90ns	32 lead SOJ (DE)	5962-96692 03HXX
512K x 8 Flash Monolithic	64KByte	70ns	32 lead SOJ (DE)	5962-96692 04HXX
512K x 8 Flash Monolithic	64KByte	150ns	32 lead Flatpack (FE)	5962-96692 01HUX
512K x 8 Flash Monolithic	64KByte	120ns	32 lead Flatpack (FE)	5962-96692 02HUX
512K x 8 Flash Monolithic	64KByte	90ns	32 lead Flatpack (FE)	5962-96692 03HUX
512K x 8 Flash Monolithic	64KByte	70ns	32 lead Flatpack (FE)	5962-96692 04HUX
512K x 8 Flash Monolithic	64KByte	150ns	32 lead Flatpack (FF)	5962-96692 01HTX
512K x 8 Flash Monolithic	64KByte	120ns	32 lead Flatpack (FF)	5962-96692 02HTX
512K x 8 Flash Monolithic	64KByte	90ns	32 lead Flatpack (FF)	5962-96692 03HTX
512K x 8 Flash Monolithic	64KByte	70ns	32 lead Flatpack (FF)	5962-96692 04HTX

NOTE: This table is for reference only. For 5962-96692 ordering information and specifications refer to latest SMD document.

**Document Title**

512Kx8 MONOLITHIC NOR FLASH, SMD 5962-96692

**Revision History**

<b>Rev #</b>	<b>History</b>	<b>Release Date</b>	<b>Status</b>
Rev 1	Initial Release	September 1996	Preliminary
	Changes (Pg. 1)	May 1997	Final
	1.1 Change status to Final		
	Changes (Pg. 1)	February 1998	Final
	1.1 Correct typo of Ceramic		
Rev 2	Changes (Pg. 10)	April 1998	Final
	1.1 Remove pedestal from Flatpack package drawing		
	Changes (Pg. 1)	February 1999	Final
	1.1 Change name from 'FP' to Flatpack		
Rev 2	Changes (Pg. 1, 2, 3, 4, 13)	May 1999	Final
	2.1 Change number of max program/erases to 1,000,000		
	2.2 Change temperature of max program/erases to 25C		
	2.3 Absolute Maximum Ratings Table:		
	2.3.1 Change Data Retention to 20years		
	2.3.2 Change Endurance to 100,000 cycles minimum		
	2.4 Write/Erase/Program Operations Tables:		
	2.4.1 Change $t_{WHWH1}$ to 300 $\mu$ s		
	2.4.2 Add Note (1) Typical $t_{WHWH1} = 7\mu$ s		
	2.4.3 Change $t_{WHWH2}$ to 15sec		
	2.4.4 Add Note (2) Typical $t_{WHWH2} = 1$ sec		
	2.4.5 Change Chip Programming Time to 11 sec		
	2.4.6 Change Chip Erase Time too 64 sec		
	2.4.7 Add Note (3) Chip Erase Time = 8 sec		
2.5 Ordering Information			
2.5.1 Change Company Name to White EDC			
2.6 Change Title Style to new WEDC look			
Rev 3	Changes (Pg. 1, 2, 10, 12, 13)	May 1999	Final
	3.1 Change package 206 to package 220		
	3.2 Remove temperature range notice for Endurance		
Rev 4	3.3 Change width spec to 0.457" minimum for package 601		
	Changes (Pg. 1, 3, 4)	January 2003	Final
Rev 4	4.1 Add 60ns speed grade option		
	Changes (Pg. 1, 11, 13)	April 2005	Final
Rev 5	5.1 Add 'T' case outline for 'FF' package		
	Changes (Pg. 1, 13)	November 2005	Final
Rev 6	6.1 Change revision history Rev 2.4.1 to 300 $\mu$ s		
	6.2 Change revision history Rev 2.4.2 to 7 $\mu$ s		
Rev 7	Changes (Pg. 1-13)	June 2011	Final
	7.1 Change document layout from White Electronic Designs to Microsemi		
Rev 8	Changes (Pg. 1, 13)	August 2011	Final
	8.1 Add "NOR" to headline		

**Document Title**

512Kx8 MONOLITHIC NOR FLASH (SMD 5962-96692)

**Revision History**

Rev #	History	Release Date	Status
Rev 9	<p>Changes (Pg. 1, 2, 3, 4, 13)</p> <p>9.1 Change 1,000,000 Erase/Program Cycles Minimum to 100,000; delete 5V <math>\pm</math> 10% Supply;</p> <p>9.2 Change A9 Voltage for sector protect from '-2.0 to + 14.0' to '-2.0 to + 12.5' in Absolute Maximum Ratings chart; change Input High Voltage Max from <math>V_{CC} + 0.5</math> to <math>V_{CC} + 0.3</math>, add commercial operating temp line and move <math>V_{IH}</math>, <math>V_{IL}</math> and <math>V_{ID}</math> to the DC Characteristics chart; DC Characteristics – CMOS Compatible chart changes include Symbols <math>I_{LOx32}</math> to <math>I_{LO}</math> and <math>I_{CC4}</math> to <math>I_{SB}</math>, Conditions <math>V_{CC} = 5.5</math> to <math>V_{CC} = V_{CC\ MAX}</math>, <math>V_{IN} = GND</math> to <math>V_{out} = GND</math>, <math>V_{CC} = 5.5</math>, <math>CS\# = V_{IH}</math> to <math>CS\# = V_{CC} \pm 0.5V</math> and <math>V_{CC} = 4.5</math> to <math>V_{CC} = V_{CC\ MIN}</math>, Max from 50 to 35 and 60 to 50</p> <p>9.3 Change <math>t_{ELAX}</math> -60 from 40 to 45</p> <p>9.4 Change <math>t_{WHAX}</math> -60 from 40 to 45 and <math>t_{OE}</math> 35 to 30</p> <p>9.5 Delete all Waveforms diagrams</p> <p>9.6 Add NOR to Flash and add Q = MIL-STD-883 Compliant to Device Grade options.</p>	May 2012	Final
Rev 10	<p>Change (Pg. 8)</p> <p>10.1 Changed Device Grade "Q" description from "MIL-STD-883 Compliant" to "MIL-PRF-38534 Class H Compliant."</p>		
Rev 11	<p>Change (Pg. 8)</p> <p>11.1 Changed Device Grade "Q" description from "MIL-PRF-38534 Class H Compliant." to "Military Grade."</p>		
Rev 12	<p>Changes (Pg. All) (ECN 10156)</p> <p>12.1 Change document layout from Microsemi to Mercury Systems</p>	August 2016	Final
Rev 13	<p>Changes (Pg. All) (ECN 10957)</p> <p>13.1 Update data sheet with new Mercury logo</p>	July 2018	Final