Document Title

256Kx16 Bit High Speed Static RAM(5V Operating), Operated at Commercial and Industrial Temperature Ranges.

f=max.

SB

Revision History

<u>RevNo.</u>	<u>History</u>		<u> </u>	Draft Data	<u>Remark</u>		
Rev. 0.0	Initial release wit	h Design Targe	J	lan. 1st, 1997	Design Target		
Rev. 1.0	Release to Prelir 1.1. Replace De		J	lun. 1st, 1997	Preliminary		
Rev. 2.0	Release to Final 2.1. Delete Prelii 2.2. Add 30pF ca 2.3. Relax DC ch	minary. apacitive in test	F	Feb.11th.1998	Final		
	lte	m	Previous	Current]		
	Icc	10ns	250mA	260mA	1		
		12ns	240mA	255mA	1		
		15ns	230mA	250mA	1		

50mA

 Rev. 2.1
 Change operating current at Industrial Temperature range.
 Jun. 27th 1998
 Final

 Previous spec.
 Changed spec.

 Items
 (10/12/15ns part)
 (10/12/15ns part)

 Icc
 260/255/250mA
 285/280/275mA

40mA

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



256K x 16 Bit High-Speed CMOS Static RAM


FEATURES

- Fast Access Time 10,12,15ns(Max.)
- Low Power Dissipation Standby (TTL) : 50mA(Max.) (CMOS) : 10mA(Max.)
 Operating K6R4016C1B-10 : 260mA(Max.) K6R4016C1B-12 : 255mA(Max.) K6R4016C1B-15 : 250mA(Max.)
- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
 Data Byte Control : LB : I/O1~ I/O8, UB : I/O9~ I/O16
- Data Byte Control : LB : I/O1~ I/O
 Standard Pin Configuration
 - K6R4016C1B-J : 44-SOJ-400
 - K6R4016C1B-T : 44-TSOP2-400AF

ORDERING INFORMATION

K6R4016C1B-C10/C12/C15	Commercial Temp.
K6R4016C1B-I10/I12/I15	Industrial Temp.


FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The K6R4016C1B is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The K6R4016C1B uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4016C1B is packaged in a 400mil 44-pin plastic SOJ or TSOP(II) forward.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
LB	Lower-byte Control(I/O1~I/O8)
UB	Upper-byte Control(I/O9~I/O16)
I/O1 ~ I/O16	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



ABSOLUTE MAXIMUM RATINGS*

Paran	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	e to Vss	Vin, Vout	-0.5 to 7.0	V
Voltage on Vcc Supply Rela	ative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Operating Temperature Commercial		0 to 70	°C
	Industrial	ТА	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

* The above parameters are also guaranteed at industrial temperature range. ** $V_{IL}(Min) = -2.0V a.c(Pulse Width \le 8ns)$ for I $\le 20mA$. *** $V_{IH}(Max) = V_{CC} + 2.0V a.c$ (Pulse Width $\le 8ns$) for I $\le 20mA$.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc= 5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	Iц	VIN=Vss to Vcc		-2	2	μA
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL Vout = Vss to Vcc				μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	10ns	-	260	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	12ns	-	255	
			15ns	-	250	
Standby Current	lsв	Min. Cycle, CS=Vін		-	50	mA
	ISB1	f=0MHz,		-	10	mA
Output Low Voltage Level	Vol	IoL=8mA			0.4	V
Output High Voltage Level	Vон	Voн Ioн=-4mA		2.4	-	V
	V0H1**	Іон1=-0.1mA			3.95	V

* The above parameters are also guaranteed at industrial temperature range.

** Vcc=5.0V±5%, Temp.=25°C

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

* Capacitance is sampled and not 100% tested.




AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.) TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

* The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Output Loads(B) for tHz, tLz, tWHz, tOW, tOLz & tOHz





* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE*

Parameter	Symbol	K6R4016C1B-10		K6R4016C1B-12		K6R4016C1B-15		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	10	-	12	-	15	-	ns
Address Access Time	taa	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	10	-	12	-	15	ns
Output Enable to Valid Output	tOE	-	5	-	6	-	7	ns
UB, LB Access Time	tва	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tонz	0	5	0	6	0	7	ns
UB, LB Disable to High-Z Output	tвнz	0	5	0	6	0	7	ns
Output Hold from Address Change	toн	3	-	3	-	3	-	ns

* The above parameters are also guaranteed at industrial temperature range.




WRITE CYCLE*

Deveneter	Symbol	K6R401	6C1B-10	K6R4016C1B-12		K6R4016C1B-15		l lmit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	7	-	8	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	tWP	7	-	8	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	ns
UB, LB Valid to End of Write	tBW	7	-	8	-	10	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	ns
Data to Write Time Overlap	tDW	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

* The above parameters are also guaranteed at industrial temperature range.


TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB, LB=VIL)






TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



NOTES(READ CYCLE)


- 1. $\overline{\text{WE}}$ is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address. 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{CS}=V_{IL}$.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)






TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)




TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)





TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address. 2. A write occurs during the overlap of a low CS,WE,LB and UB. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.

7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

CS	WE	OE	LB	UB	Mode	I/O	Pin	Supply Current
63	VVE	0E	LD	UВ	Mode	I/O1~I/O8	I/O9~I/O16	Supply Current
Н	Х	Х*	х	х	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	Н	Х	х	Output Disable	High-Z	High-Z	Icc
L	Х	Х	н	н				
L	н	L	L	н	Read	Dout	High-Z	Icc
			н	L		High-Z	Dout	
			L	L		Dout	Dout	
L	L	Х	L	н	Write	DIN	High-Z	lcc
			н	L		High-Z	DIN	
			L	L		DIN	DIN	

FUNCTIONAL DESCRIPTION


* X means Don't Care.



K6R4016C1B-C, K6R4016C1B-I

PACKAGE DIMENSIONS

Units:millimeters/Inches



44-TSOP2-400AF

