# 4.5Mb ZBT™ SRAM

MT55L256L18P, MT55L128L32P, MT55L128L36P

3.3V VDD, Selectable Burst Mode

#### **FEATURES**

- High frequency and 100 percent bus utilization
- Fast cycle times: 7ns, 7.5ns, 8.5ns and 10ns
- Single +3.3V ±5% power supply
- Advanced control logic for minimum control signal interface
- Individual BYTE WRITE controls may be tied LOW
- Single R/W# (read/write) control pin
- CKE# pin to enable clock and suspend operations
- · Three chip enables for simple depth expansion
- Clock-controlled and registered addresses, data I/Os and control signals
- Internally self-timed, fully coherent WRITE
- Internally self-timed, registered outputs eliminate the need to control OE#
- SNOOZE MODE for reduced-power standby
- Common data inputs and data outputs
- · Linear or Interleaved Burst Modes
- Burst feature (optional)
- Pin/function compatibility with 2.25Mb, 9Mb and 18Mb ZBT SRAM family
- · Automatic power-down


**OPTIONS** 

<ul> <li>Timing (Cycle/Access)</li> </ul>	
7ns (143 MHz)/4ns	-7
7.5ns (133 MHz)/4.2ns	<i>-7.</i> 5
8.5ns (117 MHz)/4.5ns	-8.5
10ns (100 MHz)/5ns	-10
Configurations	
256K x 18	MT55L256L18P
128K x 32	MT55L128L32P
128K x 36	MT55L128L36P
Package	
100-pin TQFP	T
Options	
Standard version	None

#### **VALID PART NUMBERS**

Low-power version

PART NUMBER	DESCRIPTION
MT55L256L18PT-x	256K x 18, Pipelined, LVTTL
MT55L128L32PT-x	128K x 32, Pipelined, LVTTL
MT55L128L36PT-x	128K x 36, Pipelined, LVTTL



#### GENERAL DESCRIPTION

The Micron Zero Bus Turnaround  $^{TM}$  (ZBT $^{TM}$ ) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.


The MT55L256L18P, MT55L128L32P and MT55L128L36P SRAMs integrate a 256K x 18, 128K x 32 or 128K x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent bus utilization, eliminating any turnaround cycles when transitioning from READ to WRITE, or vice versa. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, chip enable (CE#), two additional chip enables for easy depth expansion (CE2, CE2#), cycle start input (ADV/LD#), synchronous clock enable (CKE#), byte write enables (BWa#, BWb#, BWc# and BWd#) and read/write (R/W#).

Asynchronous inputs include the output enable (OE#, which may be tied LOW for control signal minimization), clock (CLK) and snooze enable (ZZ, which may be tied LOW if unused). There is also a burst mode pin (MODE) that selects between interleaved and linear burst modes. MODE may be tied HIGH, LOW or left unconnected if burst is unused. The data-out (Q), enabled by OE#, is registered by the rising edge of CLK. WRITE cycles can be from one to four bytes wide as controlled by the write control inputs.

MARKING

P

#### PIN ASSIGNMENT (Top View) 100-Pin TQFP (SA-1)



NC for x32 version, DQx for x36 version.

<sup>\*\*</sup> Pins 83 and 84 are reserved for address expansion.

#### GENERAL DESCRIPTION (continued)

All READ, WRITE and DESELECT cycles are initiated by the ADV/LD# input. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV/LD#). Use of burst mode is optional. It is allowable to give an address for each individual READ and WRITE cycle. BURST cycles wrap around after the fourth access from a base address.

To allow for continuous, 100 percent use of the data bus, the pipelined ZBT SRAM uses a LATE LATE WRITE cycle. For example, if a WRITE cycle begins in clock cycle one, the address is present on rising edge one. BYTE WRITEs need to be asserted on the same cycle as the address. The data associated with the address is required two cycles later, or on the rising edge of clock cycle three.

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. During a BYTE WRITE cycle, BWa# controls DQa pins; BWb# controls DOb pins; BWc# controls DOc pins; and BWd# controls DQd pins. Cycle types can only be defined when an address is loaded, i.e., when ADV/LD# is LOW. Parity/ECC bits are only available on the x18 and x36 versions.

The SRAM operates from a +3.3V power supply, and all inputs and outputs are LVTTL-compatible. The device is ideally suited for systems requiring high bandwidth and zero bus turnaround delays.

Please refer to the Micron Web site (www.micron.com./ mti/msp/html/sramprod.html) for the latest data sheet revisions.

#### PIN ASSIGNMENT TABLE

PIN #	x18	x32	x36
_1	NC	NC	DQc
2	NC	DQc	DQc
3	NC	DQc	DQc
4		VDDQ	
5		Vss	
6	NC	DQc	DQc
7	NC	DQc	DQc
8	DQb	DQc	DQc
9	DQb	DQc	DQc
10		Vss	
11		VodQ	
12	DQb	DQc	DQc
_13	DQb	DQc	DQc_
14		VDD	
15		VDD	
16		VDD	
17		Vss	
_18	DQb	DQd	DQd
19	DQb	DQd	DQd
20		VooQ	
21		Vss	•
22	DQb	DQd	DQd
23	DQb	DQd	DQd
24	DQb	DQd	DQd
25	NC	DQd	DQd

PIN#	x18	x32	x36
26		Vss	
27		VodQ	
28	NC	DQd	DQd
29	NC	DQd	DQd
30	NC	NC	DQd
31	M	ODE (LBO	)#)
32		SA	
33		SA	
34		SA	
35		SA	
36		SA1	
37		SA0	
_38		DNU	
39		DNU	
40		Vss	
41		Voo	
42		DNU	
43		DNU	
44		SA	
45		SA	
46		SA	
47		SA	
48		SA	
49		SA	Ť
50		SA	


	x18	x32	x36	
51	NC	NC	DQa	
52	NC	DQa	DQa	
53	NC	DQa	DQa	
54		VDDQ		
55		Vss		
56	NC	DQa	DQa	
57	NC	DQa	DQa	
58		DQa		
59		DQa		
60		Vss		
61		VooQ		
62		DQa		
63		DQa_		
64		ZZ		
65		Voo		
66		Voo		
67		Vss		
68	DQa	DQb	DQb	
69	DQa	DQb	DQb	
70		$Q_{GG}V$		
71	Vss			
72	DQa	DQb	DQb	
73	DQa	DQb	DQb	
74	DQa	DQb	DQb	
75	NC	DQb	DQb	

PIN #	x18	x32	x36	
76		Vss		
77		VDDQ		
78	NC	DQb	DQb	
79	NC	DQb	DQb	
80	SA	NC	DQb	
81		SA		
82		SA		
83		NC/SA*		
84		NC/SA*		
85		ADV/LD#	4	
86		OE# (G#)	,	
87		CKE#		
88		R/W#		
89		CL.K		
90		Vss		
91		Voo		
92		CE2#		
93		BWa#		
94		BWb#		
95	NC	BWc#	BWc#	
96	NC	BWd#	BWd#	
97		CE2		
98	CE#			
99	SA			
100		SA		

DIN # 140 222 200

<sup>\*</sup> Pins 83 and 84 are reserved for address expansion.


#### FUNCTIONAL BLOCK DIAGRAM 256K x 18



NOTE: Functional Block Diagrams illustrate simplified device operation. See Truth Table, Pin Descriptions and timing diagrams for detailed information.

# NEW ZBT SRAM

#### **FUNCTIONAL BLOCK DIAGRAM** 128K x 32/36



NOTE: Functional Block Diagrams illustrate simplified device operation. See Truth Table, Pin Descriptions and timing diagrams for detailed information.

#### PIN DESCRIPTIONS

IN DESCRIPTI	ONS			
TQFP (x18)	TQFP (x32/x36)	SYMBOL	TYPE	DESCRIPTION
37 36 32-35, 44-50, 80-82, 99, 100	37 36 32-35, 44-50, 81, 82, 99, 100	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. Pins 83 and 84 are reserved as address bits for higher-density 9Mb and 18Mb ZBT SRAMs, respectively. SA0 and SA1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
93 94 - -	93 94 95 96	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWs are associated with addresses and apply to subsequent data. BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; BWd# controls DQd pins.
89	89	CLK	Input	Clock: This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	98	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW).
92	92	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW). This input can be used for memory depth expansion.
97	97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW). This input can be used for memory depth expansion.
86	86	OE# (G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. G# is the JEDEC-standard term for OE#.
85	85	ADV/LD#	Input	Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD# is HIGH, R/W# is ignored. A LOW on ADV/LD# clocks a new address at the CLK rising edge.
87	87	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propagate throughout the device. When CKE# is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.
64	64	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.

#### **PIN DESCRIPTIONS (continued)**

TQFP (x18)	TQFP (x32/x36)	SYMBOL	TYPE	DESCRIPTION
88	88	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus-width WRITEs occur if all byte write enables are LOW.
38, 39, 42, 43	38, 39, 42, 43	DNU	1	Do Not Use: These signals may either be unconnected or wired to GND to minimize thermal impedance.
(a) 58, 59, 62, 63, 68, 69, 72-74 (b) 8, 9, 12, 13, 18, 19, 22-24	(a) 52, 53, 56-59, 62, 63 (b) 68, 69, 72-75, 78, 79 (c) 2, 3, 6-9, 12, 13 (d) 18, 19, 22-25, 28, 29	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: Byte "a" is DQa pins; Byte "b" is DQb pins; Byte "c" is DQc pins; Byte "d" is DQd pins. Input data must meet setup and hold times around the rising edge of CLK.
N/A	51 80 1 30	NC/DQa NC/DQb NC/DQc NC/DQd	NC/ 1/O	No Connect/Data Bits: On the x32 version, these pins are no connect (NC) and can be left floating or connected to GND to minimize thermal impedance. On the x36 version, these bits are DQs.
31	31	MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this pin selects linear burst. NC or HIGH on this pin selects interleaved burst. Do not alter input state while device is operating. LBO# is the JEDEC-standard term for MODE.
1-3, 6, 7, 25, 28-30, 51-53, 56, 57, 75, 78, 79, 95, 96	N/A	NC	NC	No Connect: These pins can be left floating or connected to GND to minimize thermal impedance.
83, 84	83, 84	NC/SA	NC	No Connect: Pins 83 and 84 are reserved as address bits for higher-density 9Mb and 18Mb ZBT SRAMs, respectively. These pins can be left floating or connected to GND to minimize thermal impedance.
14-16, 41, 65, 66, 91	14-16, 41, 65, 66, 91	VDD	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
4, 11, 20, 27, 54, 61, 70, 77	4, 11, 20, 27, 54, 61, 70, 77	VDDQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground: GND.

#### INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

#### LINEAR BURST ADDRESS TABLE (MODE = LOW)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

#### PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x18)

FUNCTION	R/W#	BWa#	BWb#
READ	H	X	X
WRITE Byte "a"	L	٦	Η
WRITE Byte "b"	L	Η	١
WRITE All Bytes	L	L	Г
WRITE ABORT/NOP	L	Н	Н


NOTE: Using R/W# and byte write(s), any one or more bytes may be written.

#### PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x32/x36)

FUNCTION	R/W#	BWa#	BWb#	BWc#	BWd#
READ	Н	Х	Х	Х	Х
WRITE Byte "a"	L	L	Н	Н	Н
WRITE Byte "b"	L	Н	L	Н	Н
WRITE Byte "c"	L	Н	Н	L	Н
WRITE Byte "d"	L	Н	Н	Н	L
WRITE All Bytes	L	L	L	L	L
WRITE ABORT/NOP	L	Н	н	Н	Н

NOTE: Using R/W# and byte write(s), any one or more bytes may be written.

#### STATE DIAGRAM FOR ZBT SRAM



#### KEY:

COMMAND	ACTION
DS	Deselect
READ	New READ
WRITE	New WRITE
BURST	BURST READ,
	BURST WRITE or
	CONTINUE DESELECT

- 1. A STALL or IGNORE CLOCK EDGE cycle is not shown in the above diagram. This is because CKE# HIGH only blocks the clock (CLK) input and does not change the state of the device.
- 2. States change on the rising edge of the clock (CLK).



#### 256K x 18, 128K x 32/36 LVTTL, PIPELINED ZBT SRAM

#### **TRUTH TABLE**

(Notes 5-10)

OPERATION	ADDRESS USED	CE#	CE2#	CE2	ZZ	ADV/ LD#	R/W#	BWx	OE#	CKE#	CLK	DQ	NOTES
DESELECT CYCLE	None	Н	Х	Х	L	L	Х	Х	Х	L	L→H	High-Z	
DESELECT CYCLE	None	Х	I	Х	L	L	Х	Х	Х	L	L→H	High-Z	
DESELECT CYCLE	None	Х	X	┙	L	L	Х	Х	Х	L	L→H	High-Z	
CONTINUE DESELECT CYCLE	None	Х	Х	X	L	H	Х	Х	Х	L	L→H	High-Z	1
READ CYCLE (Begin Burst)	External	L	L	Н	L	L	Н	X	L	١	L→H	Q	
READ CYCLE (Continue Burst)	Next	Х	Х	Х	L	Н	Х	X	L	L	L→H	Q	1, 11
NOP/DUMMY READ (Begin Burst)	External	L	L	Н	L	L	Н	Х	Н	Ĺ	L→H	High-Z	2
DUMMY READ (Continue Burst)	Next	Х	Х	Х		Н	Х	X	Н	L	L→H	High-Z	1, 2, 11
WRITE CYCLE (Begin Burst)	External	L	L	Н	L	L	L	L	Х	L	L→H	D	3
WRITE CYCLE (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L→H	D	1, 3, 11
NOP/WRITE ABORT (Begin Burst)	None	L	L	Н	L	L	L	Н	Х	L	L→H	High-Z	2, 3
WRITE ABORT (Continue Burst)	Next	Х	X	Х	L	Н	Х	Н	Х	Ĺ	L→H	High-Z	1, 2, 3, 11
IGNORE CLOCK EDGE (Stall)	Current	Х	Х	X	L	Х	Х	X	Х	Н	L→H	-	4
SNOOZE MODE	None	х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z	

- CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle
  performed (READ or WRITE) is chosen in the initial BEGIN BURST cycle. A CONTINUE DESELECT cycle
  can only be entered if a DESELECT cycle is executed first.
- DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation. A WRITE ABORT means a WRITE command is given, but no operation is performed.
- 3. OE# may be wired LOW to minimize the number of control signals to the SRAM. The device will automatically turn off the output drivers during a WRITE cycle. Some users may use OE# when the bus turn-on and turn-off times do not meet their requirements.
- 4. If an IGNORE CLOCK EDGE command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the IGNORE CLOCK EDGE cycle.
- X means "Don't Care." H means logic HIGH. L means logic LOW. BWx = H means all byte write signals (BWa#, BWb#, BWc# and BWd#) are HIGH. BWx = L means one or more byte write signals are LOW.
- 6. BWa# enables WRITEs to Byte "a" (DQa pins); BWb# enables WRITEs to Byte "b" (DQb pins); BWc# enables WRITEs to Byte "c" (DQc pins); BWd# enables WRITEs to Byte "d" (DQd pins).
- All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 8. Wait states are inserted by setting CKE# HIGH.
- 9. This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.
- 10. The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth burst cycle.
- 11. The address counter is incremented for all CONTINUE BURST cycles.

#### MICHON

#### 256K x 18, 128K x 32/36 LVTTL, PIPELINED ZBT SRAM

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on VDD Supply Relative to Vss.	0.5V to +4.6V
Voltage on VDDQ Supply Relative to Vs	s0.5V to VDD
Vin	0.5V to VDD + 0.5V
Storage Temperature (plastic)	55°C to +150°C
Junction Temperature**	+150°C
Short Circuit Output Current	100mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See Micron Technical Note TN-05-14 for more information.

#### DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; VDD, VDDQ = +3.3V ±5% unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	XAM	UNITS	NOTES
Input High (Logic 1) Voltage		Vін	2.0	VDD + 0.3	٧	1, 2
Input High (Logic 1) Voltage	DQ pins	ViH	2.0	VDD + 0.3	v	1, 2
Input Low (Logic 0) Voltage		ViL	-0.3	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VDD	ILi	-1.0	1.0	μΑ	3
Output Leakage Current	Output(s) disabled, 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	ILo	-1.0	1.0	μА	
Output High Voltage	loн = -4.0mA	Vон	2.4		٧	1, 4
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1, 4
Supply Voltage		VDD	3.135	3.465	٧	1
Isolated Output Buffer Supply		VooQ	3.135	VDD	٧	1, 5

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz	Cı	3	4	pF	6
Input/Output Capacitance (DQ)	$V_{DD} = 3.3V$	Co	4	5	pF	6
Address Capacitance		CA	3	3.5	ρF	6

#### NOTE:

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: ViH ≤ +4.6V for t ≤ ¹KHKH/2 for l ≤ 20mA
  Undershoot: ViL -0.7V for t ≤ ¹KHKH/2 for l ≤ 20mA

Power-up: ViH  $\leq$  +3.465V and Vpp  $\leq$  3.135V for t  $\leq$  200ms

- 3. MODE pin has an internal pull-up, and input leakage =  $\pm 100 \mu A$ .
- 4. The load used for Voн, VoL testing is shown in Figure 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 5. VDDQ should never exceed VDD. VDD and VDDQ can be externally wired together to the same power supply.
- 6. This parameter is sampled.

**ZBT SRAM** 

# MICH

#### **IDD OPERATING CONDITIONS AND MAXIMUM LIMITS**

					M	AX		]	
DESCRIPTION	CONDITIONS	SYM	TYP	-7	-7.5	-8.5	-10	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; Cycle time ≥ <sup>†</sup> KC (MIN); V <sub>DD</sub> = MAX; Outputs open	loo	TBD	400	350	300	250	mA	1, 2, 3
Power Supply Current: Idle	Device selected; VDD = MAX; CKE# ≥ VIH; All inputs ≤ Vss + 0.2 or ≥ VDD - 0.2; Cycle time ≥ <sup>t</sup> KC (MIN)	lpp1	TBD	18	15	12	10	mA	1, 2, 3
CMOS Standby	Device deselected; $VDD = MAX$ ; All inputs $\leq Vss + 0.2$ or $\geq VDD - 0.2$ ; All inputs static; CLK frequency = 0	ISB2	TBD	10	10	10	10	mA	2, 3
CMOS Standby (P Version)	Device deselected; VDD = MAX; All inputs ≤ Vss + 0.2 or ≥ VDD - 0.2; All inputs static; CLK frequency = 0	ISB2P	TBD	1	1	1	1	mA	2, 3, 4
TTL Standby	Device deselected; VDD = MAX; All inputs ≤ VIL or ≥ VIH; All inputs static; CLK frequency = 0	Isa3	TBD	25	25	25	25	mA	2, 3
Clock Running	Device deselected; VDD = MAX; All inputs ≤ Vss + 0.2 or ≥ VDD - 0.2; Cycle time ≥ <sup>t</sup> KC (MIN)	Is <sub>B4</sub>	TBD	85	75	65	60	mA	2, 3
Snooze Mode	ZZ V IH	İ\$B2Z	TBD	10	10	10	10	mA	3
Snooze Mode (P Version)	ZZ V IH	ISB2ZP	TBD	1	1	1	1	mA	4

#### THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TQFP TYP	UNITS	NOTES
Thermal Resistance (Junction to Ambient)	Still air, soldered on 4.25 x 1.125 inch,	$\theta_{JA}$	28	°C/W	5
Thermal Resistance (Junction to Case)	4-layer printed circuit board	θ <sub>JC</sub>	4	°C/W	5

- 1. Iop is specified with no output current and increases with faster cycle times. IopQ increases with faster cycle times and greater output loading.
- "Device deselected" means device is in a deselected cycle as defined in the truth table. "Device selected" means device is active (not in deselected mode).
- 3. Typical values are measured at 3.3V, 25°C and 10ns cycle time.
- 4. Consult factory for availability of low-power version of this device.
- 5. This parameter is sampled.

# BT SRAM

#### **AC ELECTRICAL CHARACTERISTICS**

(Notes 5, 7, 8) (0°C  $\leq T_A \leq 70$ °C; VDD, VDDQ = +3.3V  $\pm 5$ %)

DESCRIPTION			7	.7	<b>'.</b> 5	-8	.5		10		
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock											
Clock cycle time	tkhkh	7.0		7.5		8.5		10		ns	
Clock frequency	fKF		143	L	133	L	117		100	MHz	
Clock HIGH time	†KHKL	2.0		2.2		3.4		3.5		ns	
Clock LOW time	tKLKH	2.0		2.2		3.4		3.5		ns	
Output Times											
Clock to output valid	tKHQV		4.0		4.2		4.5		5.0	ns	
Clock to output invalid	tKHQX	1.5		1.5		1.5		1.5		ns	1
Clock to output in Low-Z	tKHQX1	1.5		1.5		1.5		1.5		ns	1, 2, 3, 4
Clock to output in High-Z	tKHQZ	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	ns	1, 2, 3, 4
OE# to output valid	<sup>t</sup> GLQV		4.0		4.2		4.5		5.0	ns	5
OE# to output in Low-Z	<sup>t</sup> GLQX	0		0		0		0		ns	1, 2, 3, 4
OE# to output in High-Z	<sup>t</sup> GHQZ		4.0		4.2		4.5		5.0	ns	1, 2, 3, 4
Setup Times											
Address	<sup>t</sup> AVKH	2.0		2.0	-	2.0		2.2		ns	6
Clock enable (CKE#)	†EVKH	2.0		2.0		2.0		2.2		ns	6
Control signals	†CVKH	2.0		2.0		2.0		2.2		ns	6
Data-in	†DVKH	1.7		1.7		1.7		2.0		ns	6
Hold Times											
Address	†KHAX	0.5		0.5		0.5		0.5		ns	6
Clock enable (CKE#)	tKHEX	0.5		0.5		0.5		0.5		ns	6
Control signals	tKHCX	0.5		0.5		0.5		0.5		ns	6
Data-in	<sup>t</sup> KHDX	0.5		0.5		0.5		0.5		ns	6


- 1. Refer to Technical Note TN-55-01, "Designing with ZBT SRAMs," for a more thorough discussion on these parameters.
- 2. This parameter is sampled.
- 3. Output loading is specified with  $C_i = 5pF$  as in Figure 2.
- 4. Transition is measured ±200mV from steady state voltage.
- 5. OE# can be considered a "Don't Care" during WRITEs; however, controlling OE# can help fine-tune a system for turnaround timing
- 6. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when they are being registered into the device. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when ADV/LD# is LOW to remain enabled.
- 7. Test conditions as specified with the output loading as shown in Figure 1 unless otherwise noted.
- A WRITE cycle is defined by R/W# LOW having been registered into the device at ADV/LD# LOW. A READ cycle is defined by R/W# HIGH with ADV/LD# LOW. Both cases must meet setup and hold times.


**ZBT SRAM** 

#### MICHON

#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
, ,	
Input rise and fall times	1.UIIS
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2





#### SNOOZE MODE

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to ISB2Z. The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become disabled and all outputs go to High-Z.

The ZZ pin is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When the ZZ

pin becomes a logic HIGH, ISB2Z is guaranteed after the time <sup>†</sup>ZZI is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed. Similarly, when exiting SNOOZE MODE during <sup>†</sup>RZZ, only a DESELECT or READ cycle should be given.


#### SNOOZE MODE ELECTRICAL CHARACTERISTICS

 $(VDD, VDDQ = +3.3V \pm 5\%)$ 


DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	ZZ ≥ Vıн	Isb2Z		10	mA	
Current during SNOOZE MODE (P Version)	ZZ ≥ ViH	ISB2ZP		1	mA	
ZZ active to input ignored		<sup>t</sup> ZZ	0	2(tKHKH)	ns	1
ZZ inactive to input sampled		<sup>t</sup> RZZ	0	2(tKHKH)	ns	1
ZZ active to snooze current		<sup>t</sup> ZZI		2(tKHKH)	ns	1
ZZ inactive to exit snooze current		tRZZI	0		ns	1

#### NOTE: 1. This parameter is sampled.

#### SNOOZE MODE WAVEFORM



#### READ/WRITE TIMING



### DON'T CARE WUNDEFINED

#### **READ/WRITE TIMING PARAMETERS**


		7	-7	.5	-8	.5	-10		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tKHKH	7.0		7.5		8.5		10		ns
<sup>f</sup> KF		143		133		117		100	MHz
<sup>t</sup> KHKL	2.0		2.2		3.4		3.5		ns
<sup>t</sup> KLKH	2.0		2.2		3.4		3.5		ns
tKHQV		4.0		4.2		4.5		5.0	ns
tKHQX	1.5		1.5		1.5		1.5		ns
tKHQX1	1.5		1.5		1.5		1.5		ns
tKHQZ	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	ns
<sup>t</sup> GLQV		4.0	l	4.2		4.5		5.0	ns
†GLQX	0		0		0		0		ns

	Τ.	7	-7	.5	÷	.5	-10		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
¹GHQZ		4.0		4.2		4.5		5.0	ns
<sup>t</sup> AVKH	2.0		2.0		2.0		2.2		ns
<sup>t</sup> EVKH	2.0		2.0		2.0		2.2		ns
<sup>1</sup> CVKH	2.0		2.0		2.0		2.2		ns
<sup>t</sup> DVKH	1.7		1.7		1.7		2.0		ns
tKHAX	0.5		0.5		0.5		0.5		ns
<sup>t</sup> KHEX	0.5		0.5		0.5	· · · · ·	0.5	·	ns
tKHCX	0.5		0.5		0.5		0.5		ns
¹KHDX	0.5		0.5		0.5		0.5		ns

NOTE: 1. For this waveform, ZZ is tied LOW.

- 2. Burst sequence order is determined by MODE (0 = linear, 1 = interleaved). BURST operations are optional.
- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.

#### NOP, STALL AND DESELECT CYCLES



## DON'T CARE WUNDEFINED

#### NOP, STALL AND DESELECT TIMING PARAMETERS

	-7		-7.5		-8.5		-10		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MEN	MAX	UNITS
¹KHQX	1.5		1.5		1.5		1.5		ns
†KHQZ	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	ns

NOTE: 1. The IGNORE CLOCK EDGE or STALL cycle (clock 3) illustrates CKE# being used to create a "pause." A WRITE is not performed during this cycle.

- 2. For this waveform, ZZ and OE# are tied LOW.
- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.