

32K x 8 SRAM

MSM832-45/55/70

Issue 2.2 : October 1993 PRELIMINARY

32,768 x 8 CMOS High Speed Static RAM

Features

Access Times of 45/55/70 ns

Standard 28 pin DIL footprint.

Available in 28 pin VIL™ and FlatPack packages.

Operating Power 715 mW (max)

Standby Power 2.2mW (max)

Completely Static Operation.


Battery back-up capability.

Directly TTL compatible.

Common Data Inputs and Outputs.


May be Processed to MIL-STD-883, Method 5004, non-compliant.

Block Diagram



Package Type: 'W', 'J'

Pin Definition



Pin Functions

A0-A14	Address inputs
D0-7	Data Input/Output
CS	Chip Select
ŌĒ	Output Enable
WE	Write Enable
V _{cc}	Power(+5V)
GND	Ground

Package	Dataile P	ackada di	moneione and	outlines are	displayed or	n pages 8 & 9.
rackaue	Details r	acaauu uii	niensions and	Dunnes are	UISDIAYUU UI	i Daues o a s.

Pin Count	Description	Package Type	Material	Pin Out
28	0.6" Dual-in-Line (DIP)	S	Ceramic	JEDEC
28	0.3" Dual-in-Line (DIP)	Τ	Ceramic	JEDEC
28	0.1" Vertical-in-Llne (VIL™)	V	Ceramic	JEDEC
28	Bottom Brazed Flat Pack	G	Ceramic	JEDEC
32	Leadless Chip Carrier (LCC)	W	Ceramic	JEDEC
32	J-Leaded Chip Carrier (JLCC)	J	Ceramic	JEDEC
VIL™ is a Tra	demark of Mosaic Semiconductor Inc., (U.S. Patent Des. 31625	1)	

Absolute Maximum Ratings (1)

Voltage on any pin relative to V _{ss} ⁽²⁾	V _T	-1.0V to +7	٧
Power Dissipation	P _T	1	W
Storage Temperature	T _{stg}	-65 to +150	°C

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width: - 3.5V for less than 10ns.

Recommended Operating Conditions

		min	typ	max	
Supply Voltage	V_{∞}	4.75	5.0	5.25	V
Input High Voltage	V _™	2.2	-	V _∞ +1.0	V
Input Low Voltage	٧, ال	-0.5	-	0.8	V
Operating Temperature	TÃ	0	-	70	℃
	TAL	-40	_	85	°C (832I)
	TAM	-55	-	125	°C (832M,832MB)

DC Electrical Characteristics ($V_{\infty} = 5.0V \pm 10\%$, $T_{A} = -55$ °C to +125°C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	l _u	V _{IN} =0V to V _{CC}	-5	-	5	μА
Output Leakage Current	اله	CS=V _H or OE=V _H , V _{LO} =GND to V _{CC}	-5	-	5	μΑ
Average Supply Current	l_{∞_1}	CS=V _K ,I _{VO} =0mA, Min. Cycle, Duty=100%	-	-	130	mΑ
Standby Supply Current	l _{sa}	CS=V _{ttr} l/P's static	-	-	30	mA
	1 ₅₈₁	<u>CS</u> ≥V _∞ -0.2V, 0.2V≥V _w ≥V _∞ -0.2V	-	-	20	mA
L-Version	1 ₅₈₂	CS≥V _{cc} -0.2V, 0.2V≥V _w ≥V _{cc} -0.2V	-	-	3	mA
P-Version	l _{S83}	CS≥V _∞ -0.2V, 0.2V≥V _w ≥V _∞ -0.2V	-	-	400	μΑ
Output Voltage	Vol	I _{oL} =8.0mA	-	-	0.4	V
		l _{oн} =-4.0mA	2.4	-	-	٧

Typical values are at V_{cc}=5.0V,T_A=25°C and specified loading.

Capacitance ($V_{cc}=5V\pm10\%$, $T_{a}=25$ °C)

<u> </u>		<u></u>				
Parameter	Symbol	Test Condition	typ	max	Unit	
Input Capacitance:	C _{IN}	V _{IN} = 0V	-	8	pF	
I/O Capacitance:	Cio	V ₁₀ = 0V	-	10	рF	

Note: This parameter is sampled and not 100% tested.


AC Test Conditions Output Load A Output Load B * Input pulse levels: 0V to 3.0V * Input rise and fall times: 3ns * Input and Output timing reference levels: 1.5V * Output load: see diagram 480Ω * V_=5V±10% I/O Pin 1/O Pin **≨** 255Ω **≩ 25**5Ω * Including scope and jig

Electrical Characteristics & Recommended AC Operating Conditions


Read	Cycle
iicau	~ * C C

		-45			<u> </u>	-:	70		
Parameter	Symbol	min	max	min	max	min	max	Unit	Notes
Read Cycle Time	t _{RC}	45	-	55	-	70	-	ns	
Address Access Time	t	-	45	-	55	-	70	ns	
Chip Select Access Time	t _{ACS}	-	45	-	55	-	70	ns	
Output Enable to Output Valid	to∈	-	20	-	25	-	30	ns	
Output Hold from Address Change	t _{on}	3	-	3	-	3	-	ns	
Chip Selection to Output in Low Z	t _{cız}	3	-	3	-	3	-	ns	5,6
Output Enable to Output in Low Z	touz	0	-	0	-	0	-	ns	5,6
Chip Deselection to Output in High Z	t _{cHZ}	0	20	• -	25	-	30	ns	5,6
Output Disable to Output in High Z	t _{oHZ}	0	20	-	25	-	30	ns	5,6

Read Cycle 1 Timing Waveform(1,5) (OE Controlled)



Read Cycle 2 Timing Waveform (1,2,3,4,5) (CS Controlled)



- Notes: (1) \overrightarrow{WE} is V_{H} (High) for Read Cycle.
 - (2) Device may be continually selected, $(\overline{CS}=V_n)$.
 - (3) \overline{OE} is V_{iL} (Low) for Read Cycle.
 - (4) If address is valid prior to or coincident with $\overline{\text{CS}}$ access is controlled by $\overline{\text{CS}}$, otherwise address transition controls timing.
 - (5) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.
 - (6) Transition is measured ±200mV from steady voltage with load B shown on page 2.


Unit Notes

ns


write Cycle								
	-45		 45	-4	55	-70		
Parameter	Symbol	min	max	min	max	min	max	
Write Cycle Time	t _{wc}	45	-	55	-	70		
Chip Selection to End of Write	t _{cw}	40	-	40	-	45	-	
Address Valid to End of Write	t .	40	_	40	_	45	~	

ns ns Address Valid to End of Write 0 0 ns Address Setup Time 0 tas 25 25 ns 25 Write Pulse Width 0 ns 0 Write Recovery Time 0 0 20 0 20 ns 9,10 Write to Output in High Z 0 20 20 20 20 กร Data to Write Time Overlap 0 Data Hold from Write Time 0 0 ns Output Active from End of Write 3 3 3 ns

Write Cycle 1 Timing Waveform (OE Clock)



Write Cycle 2 Timing Waveform (OE Low Fixed)



AC Write Characteristics Notes


- (1) A write occurs during the overlap (two) of a low CS and a low WE.
- (2) t_{wn} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
- (5) OE is continuously low. (OE=V_k)
- (6) Dout is in the same phase as written data of this write cycle.

- (7) Dout is the read data of next address.
- (8) If CS is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) WE must be high during all address transitions except when the device is deselected with CS.
- (10) Transition is measured ±200mV from steady voltage with load B. This parameter is sampled and is not 100% tested.

Low V _∞ Data Retention Characteristics - L & P Version Only								
Parameter S	Symbol	Test Condition	min	typ	max	Unit		
V_{∞} for Data Retention	V _{DR}	<u>CS</u> ≥ V _{cc} -0.2V	2.0	-	-	٧		
Data Retention Current		$\overline{CS} \ge V_{\infty}$ -0.2V, $V_{\text{IN}} \ge V_{\infty}$ -0.2	2V					
L-Version		or ≤ 0.2V			800			
	CCDR1	V _{cc} =3V	-	-		μΑ		
P-Version	CCDR2	$V_{cc} = 3V$	-	7	200	μΑ		
Chip Deselect to Data Retention Time	t _{cor}	See Retention Waveform	0	-	-	ns		
Operation Recovery Time	t _R	See Retention Waveform	t _{ec} (1)	-	-	ns		


Notes (1) t_{nc}=Read Cycle Time

Data Retention Waveform




Package Details Dimensions in mm (inches). Tolerance on all dimensions \pm 0.254 (0.01)


28 pin 0.6" Dual-in-Line (DIL) - 'S' Package




28 pin 0.3" Dual-In-Line (DIL) - 'T' Package




28 pin 0.1" Vertical-in-Line (VIL) - 'V' Package




28 pin Cereamic Flatpack - 'G' Package



32 pad Leadless Chip Carrier (LCC) - 'W' Package




32 pad 'J' Leaded Chi p Carrier (JLCC) - 'J' Package



...

Ordering Information

MSM832SPMB-45



Note: For more information regarding screening levels, contact Mosaic Semiconductor Inc. for a 'Screening Level Applications Note.'

mo faic

Semiconductor

7420 Carroll Road San Diego, CA 92121 Tel: (619) 271 4565 FAX: (619) 271 6058