

Data Sheet (Retired Product)

This product has been retired and is not recommended for new designs. Availability of this document is retained for reference and historical purposes only.

Continuity of Specifications

There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal data sheet improvement and are noted in the document revision summary.

For More Information

Please contact your local sales office for additional information about Spansion memory solutions.



This page left intentionally blank.

SPANSION[™] Flash Memory

Data Sheet



September 2003

This document specifies SPANSION[™] memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a SPANSION[™] product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION[™] memory solutions.





FLASH MEMORY

CMOS

64M (4M × 16) BIT

MBM29LV650UE90 MBM29LV651UE90

DESCRIPTION

The MBM29LV650UE/651UE is a 64M-bit, 3.0 V-only Flash memory organized as 4M words of 16 bits each. The device is designed to be programmed in system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.


To eliminate bus contention the devices have separate chip enable (\overline{CE}), write enable (\overline{WE}), and output enable (\overline{OE}) controls.

(Continued)

PRODUCT LINE UP

Par	t No.	MBM29LV650UE90/651UE90
Ambient Temperature		-40°C to +85°C
Address Access Time (Max)		90 ns
Power Supply Voltage		$3.3~V\pm0.3~V$
	Operating mode(@5 MHz)	58 mW
Power Consumption (Max)	Erase/Programming mode	126 mW
	CMOS Standby mode	0.018 mW

PACKAGES





(Continued)

The MBM29LV650UE/651UE is entirely command set compatible with JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations.

Typically, each sector can be programmed and verified in about 0.5 seconds.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV650UE/651UE is erased when shipped from the factory.

Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ₇, by the Toggle Bit feature on DQ₆. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

The devices electrically erase all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The words are programmed one word at a time using the EPROM programming mechanism of hot electron injection.

■ FEATURES

- + 0.23 μm Process Technology
- Single 3.0 V read, program and erase
 Minimizes system level power requirements
- Compatible with JEDEC-standards Uses same software commands with single-power supply Flash
- Address don't care during the command sequence
- Industry-standard pinouts

48-pin TSOP (1) (Package suffix: TN - Normal Bend Type, TR - Reversed Bend Type)

- Minimum 100,000 program/erase cycles
- High performance 90 ns maximum access time
- Flexible sector architecture 128 32 K word sectors Any combination of sectors can be concurrently erased.

Also supports full chip erase.

HiddenROM region

128 words of HiddenROM, accessible through a new "HiddenROM Enable" command sequence <u>Fac</u>tory serialized and protected to provide a secure electronic serial number (ESN)

• WP input pin

At V_{IL}, allows protection of first or last 32 K word sector, regardless of sector protection/unprotection status At V_{IH}, allows removal of protection

MBM29LV650UE: has the function to protect the last 32 K word sector (SA 127).

MBM29LV651UE: has the function to protect the first 32 K word sector (SA 0).

- ACC input pin
 - At VACC, increases program performance
- Embedded Erase[™]* Algorithms Automatically pre-programs and erases the chip or any sector
- Embedded program[™]* Algorithms Automatically writes and verifies data at specified address
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion

(Continued)

*: Embedded Erase[™] and Embedded Program[™] are trademarks of Advanced Micro Devices, Inc.


(Continued)

Automatic sleep mode

When addresses remain stable, automatically switches themselves to low power mode

- Low Vcc write inhibit \leq 2.5 V
- Erase Suspend/Resume Suspends the erase operation to allow a read data and/or program in another sector within the same device
- Sector group protection Hardware method disables any combination of sector groups from program or erase operations
- Sector Group Protection Set function by Extended sector protect command
- Fast Programming Function by Extended Command
- Temporary sector group unprotection Temporary sector group unprotection via the RESET pin This feature allows code changes in previously locked sectors
- In accordance with CFI (<u>Common Flash Memory Interface</u>)


■ PIN ASSIGNMENTS




■ PIN DESCRIPTION

Pin	Function
A ₀ to A ₂₁	Address Inputs
DQ ₀ to DQ ₁₅	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
WP	Hardware Write Protection
RESET	Hardware Reset Pin/Temporary Sector Group Unprotection
ACC	Program Acceleration
Vccq	Output Buffer Power
Vss	Device Ground
Vcc	Device Power Supply

BLOCK DIAGRAM



■ LOGIC SYMBOL



DEVICE BUS OPERATION

Operation	CE	OE	WE	Ao	A 1	A ₆	A۹	DQ ₀ to DQ ₁₅	RESET	WP	
Auto-Select Manufacture Code*1	L	L	Н	L	L	L	VID	Code	Н	Х	
Auto-Select Device Code*1	L	L	Н	Н	L	L	VID	Code	Н	Х	
Read* ³	L	L	Н	A ₀	A 1	A ₆	A۹	Dout	н	Х	
Standby	Н	Х	Х	Х	Х	Х	Х	High-Z	Н	Х	
Output Disable	L	Н	Н	Х	Х	Х	Х	High-Z	Н	Х	
Write (Program/Erase)	L	Н	L	A ₀	A 1	A ₆	A۹	DIN	н	Х	
Enable Sector Group Protection*2, *4	L	VID	ப	L	Н	L	VID	Х	Н	Х	
Verify Sector Group Protection*2, *4	L	L	Н	L	Н	L	VID	Code	Н	Х	
Temporary Sector Group Unprotection*5	Х	Х	Х	Х	Х	Х	Х	Х	VID	Х	
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	High-Z	L	Х	
Boot Block Sector Write Protection*6	Х	Х	Х	Х	Х	Х	Х	Х	Х	L	

MBM29LV650UE/651UE User Bus Operations Table

Legend: $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} . $\Box \Box =$ Pulse input.

*1 : Manufacturer and device codes may also be accessed via a command register write sequence.

*2 : Refer to "Sector Group Protection" in ■ FUNCTIONAL DESCRIPTION.

*3 : \overline{WE} can be V_{IL} if \overline{OE} is V_{IL}, \overline{OE} at V_{IH} initiates the write operations.

 $*4: Vcc = +3.3 V \pm 10\%$

*5 : Also used for the extended sector group protection.

*6 : Either side of boot block sector are protected.

MBM29LV6500E/6510E Command Definitions Table													
Command Sequence	Bus Write Cycles	First Write		Secon Write		Third Write (Fourth Read/ Cyc	Write	Fifth Write (Sixth Write	
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset*1	1	XXXh	F0h	—		_		—				—	
Read/Reset*1	3	XXXh	AAh	XXXh	55h	XXXh	F0h	RA*7	RD*7	—	_	—	
Autoselect	3	XXXh	AAh	XXXh	55h	XXXh	90h	IA*7	ID*7		_		
Program	4	XXXh	AAh	XXXh	55h	XXXh	A0h	PA	PD	—	_	—	
Chip Erase	6	XXXh	AAh	XXXh	55h	XXXh	80h	XXXh	AAh	XXXh	55h	XXXh	10h
Sector Erase	6	XXXh	AAh	XXXh	55h	XXXh	80h	XXXh	AAh	XXXh	55h	SA	30h
Erase Suspend	1	XXXh	B0h		_		_		_		_		_
Erase Resume	1	XXXh	30h	—	_		—	—	—	—	—	—	—
Set to Fast Mode	3	XXXh	AAh	XXXh	55h	XXXh	20h	—	—	—	—	—	—
Fast Program *2	2	XXXh	A0h	PA	PD	_	_		_		—		_
Reset from Fast Mode *2	2	XXXh	90h	XXXh	F0h*6	_		_		_	_	_	
Extended Sector Group Protection *3	4	XXXh	60h	SPA	60h	SPA	40h	SPA*7	SD*7	_	_	_	
Query *4	1	XXh	98h								_		
HiddenROM Entry	3	XXXh	AAh	XXXh	55h	XXXh	88h	—	—	—	_	_	_
HiddenROM Program *5	4	XXXh	AAh	XXXh	55h	XXXh	A0h	PA	PD	_	—	_	_
HiddenROM Exit *5	4	XXXh	AAh	XXXh	55h	XXXh	90h	XXXh	00h				

MBM29LV650UE/651UE Command Definitions Table

*1: Both of these reset commands are equivalent.

*2: This command is valid during fast mode.

*3: This command is valid while $\overline{\text{RESET}} = V_{\text{ID.}}$

*4: The valid addresses are A_6 to A_0 .

*5: This command is valid during HiddenROM mode.

*6: The data "00" is also acceptable.

- *7 : The fourth bus cycle is only for read.
- Notes : Address bits = X = "H" or "L" for all address commands except for Program Address (PA) and Sector Address (SA).
 - Bus operations are defined in "User Bus Operations Table".
 - RA = Address of the memory location to be read.
 - IA = Autoselect read address sets both the bank address specified at $(A_{19}, A_{18}, A_{17}, A_{16}, A_{15})$ and all the other A₆, A₁, A₀, (A_{-1}) .
 - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the write pulse.
 - SA = Address of the sector to be erased. The combination of A₂₁, A₂₀, A₁₉, A₁₈, A₁₇, A₁₆, and A₁₅ will uniquely select any sector.
 - RD = Data read from location RA during read operation.
 - ID = Device code/manufacture code for the address located by IA.
 - PD = Data to be programmed at location PA. Data is latched on the rising edge of write pulse.
 - SPA = Sector group address to be protected. Set sector group address (SA) and (A_6 , A_1 , A_0) = (0, 1, 0).
 - SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
 - Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
 - Command combinations not described in "MBM29LV650UE/651UE Command Definitions Table" are illegal.

	Туре	A17 to A21	A ₆	A 1	Ao	Code (HEX)	
Manufacturer	s Code	Х	VIL	VIL	Vı∟	04h	
Device Code	MBM29LV650UE/651UE	Х	VIL	VIL	Vih	22D7h	
Sector Group	Protection	Sector Group Address	Vı∟	Vih	Vı∟	01h *	
Extended	MBM29LV650UE	х	VIL	VIH	VIH	0010h	
Code	MBM29LV651UE	^	VIL	VIH	VIH	0000h	

MBM29LV650UE/651UE Sector Group Protection Verify Autoselect Codes Table

*: Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

	Туре	Code	DQ 15	DQ 14	DQ ₁₃	DQ ₁₂	DQ 11	DQ 10	DQ9	DQଃ	DQ7	DQ ₆	DQ₅	DQ₄	DQ₃	DQ ₂	DQ1	DQ₀
Manufa	Manufacturer's Code		0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device MBM29LV650UE/ Code 651UE		22D7h	0	0	1	0	0	0	1	0	1	1	0	1	0	1	1	1
Sector	Group Protection	01h	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Extend	MBM29LV650UE	0010h	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Codo	MBM29LV651UE		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Extended Autoselect Code Table

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

Sector Address	A 21	A 20	A 19	A 18	A 17	A 16	A 15	Sector Size (K words)	Address Range
SA0	0	0	0	0	0	0	0	32	000000h to 007FFFh
SA1	0	0	0	0	0	0	1	32	008000h to 00FFFFh
SA2	0	0	0	0	0	1	0	32	010000h to 017FFFh
SA3	0	0	0	0	0	1	1	32	018000h to 01FFFFh
SA4	0	0	0	0	1	0	0	32	020000h to 027FFFh
SA5	0	0	0	0	1	0	1	32	028000h to 02FFFFh
SA6	0	0	0	0	1	1	0	32	030000h to 037FFFh
SA7	0	0	0	0	1	1	1	32	038000h to 03FFFFh
SA8	0	0	0	1	0	0	0	32	040000h to 047FFFh
SA9	0	0	0	1	0	0	1	32	048000h to 04FFFFh
SA10	0	0	0	1	0	1	0	32	050000h to 057FFFh
SA11	0	0	0	1	0	1	1	32	058000h to 05FFFFh
SA12	0	0	0	1	1	0	0	32	060000h to 067FFFh
SA13	0	0	0	1	1	0	1	32	068000h to 06FFFFh
SA14	0	0	0	1	1	1	0	32	070000h to 077FFFh
SA15	0	0	0	1	1	1	1	32	078000h to 07FFFFh
SA16	0	0	1	0	0	0	0	32	080000h to 087FFFh
SA17	0	0	1	0	0	0	1	32	088000h to 08FFFFh
SA18	0	0	1	0	0	1	0	32	090000h to 097FFFh
SA19	0	0	1	0	0	1	1	32	098000h to 09FFFFh
SA20	0	0	1	0	1	0	0	32	0A0000h to 0A7FFFh
SA21	0	0	1	0	1	0	1	32	0A8000h to 0AFFFFh
SA22	0	0	1	0	1	1	0	32	0B0000h to 0B7FFFh
SA23	0	0	1	0	1	1	1	32	0B8000h to 0BFFFFh
SA24	0	0	1	1	0	0	0	32	0C0000h to 0C7FFFh
SA25	0	0	1	1	0	0	1	32	0C8000h to 0CFFFFh
SA26	0	0	1	1	0	1	0	32	0D0000h to 0D7FFFh
SA27	0	0	1	1	0	1	1	32	0D8000h to 0DFFFFh
SA28	0	0	1	1	1	0	0	32	0E0000h to 0E7FFFh
SA29	0	0	1	1	1	0	1	32	0E8000h to 0EFFFFh
SA30	0	0	1	1	1	1	0	32	0F0000h to 0F7FFFh
SA31	0	0	1	1	1	1	1	32	0F8000h to 0FFFFFh

Sector Address Table

(Continued)

Sector Address	A 21	A 20	A 19	A 18	A 17	A 16	A 15	Sector Size (K words)	Address Range
SA32	0	1	0	0	0	0	0	32	100000h to 107FFFh
SA33	0	1	0	0	0	0	1	32	108000h to 10FFFFh
SA34	0	1	0	0	0	1	0	32	110000h to 117FFFh
SA35	0	1	0	0	0	1	1	32	118000h to 11FFFFh
SA36	0	1	0	0	1	0	0	32	120000h to 127FFFh
SA37	0	1	0	0	1	0	1	32	128000h to 12FFFFh
SA38	0	1	0	0	1	1	0	32	130000h to 137FFFh
SA39	0	1	0	0	1	1	1	32	138000h to 13FFFFh
SA40	0	1	0	1	0	0	0	32	140000h to 147FFFh
SA41	0	1	0	1	0	0	1	32	148000h to 14FFFFh
SA42	0	1	0	1	0	1	0	32	150000h to 157FFFh
SA43	0	1	0	1	0	1	1	32	158000h to 15FFFFh
SA44	0	1	0	1	1	0	0	32	160000h to 167FFFh
SA45	0	1	0	1	1	0	1	32	168000h to 16FFFFh
SA46	0	1	0	1	1	1	0	32	170000h to 177FFFh
SA47	0	1	0	1	1	1	1	32	178000h to 17FFFFh
SA48	0	1	1	0	0	0	0	32	180000h to 187FFFh
SA49	0	1	1	0	0	0	1	32	188000h to 18FFFFh
SA50	0	1	1	0	0	1	0	32	190000h to 197FFFh
SA51	0	1	1	0	0	1	1	32	198000h to 19FFFFh
SA52	0	1	1	0	1	0	0	32	1A0000h to 1A7FFFh
SA53	0	1	1	0	1	0	1	32	1A8000h to 1AFFFFh
SA54	0	1	1	0	1	1	0	32	1B0000h to 1B7FFFh
SA55	0	1	1	0	1	1	1	32	1B8000h to 1BFFFFh
SA56	0	1	1	1	0	0	0	32	1C0000h to 1C7FFFh
SA57	0	1	1	1	0	0	1	32	1C8000h to 1CFFFFh
SA58	0	1	1	1	0	1	0	32	1D0000h to 1D7FFFh
SA59	0	1	1	1	0	1	1	32	1D8000h to 1DFFFFh
SA60	0	1	1	1	1	0	0	32	1E0000h to 1E7FFh
SA61	0	1	1	1	1	0	1	32	1E8000h to 1EFFFh
SA62	0	1	1	1	1	1	0	32	1F0000h to 1F7FFFh
SA63	0	1	1	1	1	1	1	32	1F8000h to 1FFFFh

Sector Address	A 21	A 20	A 19	A 18	A 17	A 16	A 15	Sector Size (K words)	Address Range
SA64	1	0	0	0	0	0	0	32	200000h to 207FFFh
SA65	1	0	0	0	0	0	1	32	208000h to 20FFFFh
SA66	1	0	0	0	0	1	0	32	210000h to 217FFFh
SA67	1	0	0	0	0	1	1	32	218000h to 21FFFFh
SA68	1	0	0	0	1	0	0	32	220000h to 227FFFh
SA69	1	0	0	0	1	0	1	32	228000h to 22FFFFh
SA70	1	0	0	0	1	1	0	32	230000h to 237FFFh
SA71	1	0	0	0	1	1	1	32	238000h to 23FFFFh
SA72	1	0	0	1	0	0	0	32	240000h to 247FFFh
SA73	1	0	0	1	0	0	1	32	248000h to 24FFFFh
SA74	1	0	0	1	0	1	0	32	250000h to 257FFFh
SA75	1	0	0	1	0	1	1	32	258000h to 25FFFFh
SA76	1	0	0	1	1	0	0	32	260000h to 267FFFh
SA77	1	0	0	1	1	0	1	32	268000h to 26FFFFh
SA78	1	0	0	1	1	1	0	32	270000h to 277FFFh
SA79	1	0	0	1	1	1	1	32	278000h to 27FFFFh
SA80	1	0	1	0	0	0	0	32	280000h to 287FFFh
SA81	1	0	1	0	0	0	1	32	288000h to 28FFFFh
SA82	1	0	1	0	0	1	0	32	290000h to 297FFFh
SA83	1	0	1	0	0	1	1	32	298000h to 29FFFFh
SA84	1	0	1	0	1	0	0	32	2A0000h to 2A7FFFh
SA85	1	0	1	0	1	0	1	32	2A8000h to 2AFFFFh
SA86	1	0	1	0	1	1	0	32	2B0000h to 2B7FFFh
SA87	1	0	1	0	1	1	1	32	2B8000h to 2BFFFFh
SA88	1	0	1	1	0	0	0	32	2C0000h to 2C7FFFh
SA89	1	0	1	1	0	0	1	32	2C8000h to 2CFFFFh
SA90	1	0	1	1	0	1	0	32	2D0000h to 2D7FFFh
SA91	1	0	1	1	0	1	1	32	2D8000h to 2DFFFFh
SA92	1	0	1	1	1	0	0	32	2E0000h to 2E7FFFh
SA93	1	0	1	1	1	0	1	32	2E8000h to 2EFFFFh
SA94	1	0	1	1	1	1	0	32	2F0000h to 2F7FFFh
SA95	1	0	1	1	1	1	1	32	2F8000h to 2FFFFFh

(Continued)

(Continued)

Sector Address	A 21	A 20	A 19	A 18	A 17	A 16	A 15	Sector Size (K words)	Address Range
SA96	1	1	0	0	0	0	0	32	300000h to 307FFFh
SA97	1	1	0	0	0	0	1	32	308000h to 30FFFFh
SA98	1	1	0	0	0	1	0	32	310000h to 317FFFh
SA99	1	1	0	0	0	1	1	32	318000h to 31FFFFh
SA100	1	1	0	0	1	0	0	32	320000h to 327FFFh
SA101	1	1	0	0	1	0	1	32	328000h to 32FFFFh
SA102	1	1	0	0	1	1	0	32	330000h to 337FFFh
SA103	1	1	0	0	1	1	1	32	338000h to 33FFFFh
SA104	1	1	0	1	0	0	0	32	340000h to 347FFFh
SA105	1	1	0	1	0	0	1	32	348000h to 34FFFFh
SA106	1	1	0	1	0	1	0	32	350000h to 357FFFh
SA107	1	1	0	1	0	1	1	32	358000h to 35FFFFh
SA108	1	1	0	1	1	0	0	32	360000h to 367FFFh
SA109	1	1	0	1	1	0	1	32	368000h to 36FFFFh
SA110	1	1	0	1	1	1	0	32	370000h to 377FFFh
SA111	1	1	0	1	1	1	1	32	378000h to 37FFFFh
SA112	1	1	1	0	0	0	0	32	380000h to 387FFFh
SA113	1	1	1	0	0	0	1	32	388000h to 38FFFFh
SA114	1	1	1	0	0	1	0	32	390000h to 397FFFh
SA115	1	1	1	0	0	1	1	32	398000h to 39FFFFh
SA116	1	1	1	0	1	0	0	32	3A0000h to 3A7FFFh
SA117	1	1	1	0	1	0	1	32	3A8000h to 3AFFFFh
SA118	1	1	1	0	1	1	0	32	3B0000h to 3B7FFFh
SA119	1	1	1	0	1	1	1	32	3B8000h to 3BFFFFh
SA120	1	1	1	1	0	0	0	32	3C0000h to 3C7FFFh
SA121	1	1	1	1	0	0	1	32	3C8000h to 3CFFFFh
SA122	1	1	1	1	0	1	0	32	3D0000h to 3D7FFFh
SA123	1	1	1	1	0	1	1	32	3D8000h to 3DFFFFh
SA124	1	1	1	1	1	0	0	32	3E0000h to 3E7FFFh
SA125	1	1	1	1	1	0	1	32	3E8000h to 3EFFFFh
SA126	1	1	1	1	1	1	0	32	3F0000h to 3F7FFFh
SA127	1	1	1	1	1	1	1	32	3F8000h to 3FFFFFh

Sector Group Address	A 21	A 20	A 19	A 18	A 17	Sector Group Size (K words)	Sectors
SGA0	0	0	0	0	0	128	SA0 to SA3
SGA1	0	0	0	0	1	128	SA4 to SA7
SGA2	0	0	0	1	0	128	SA8 to SA11
SGA3	0	0	0	1	1	128	SA12 to SA15
SGA4	0	0	1	0	0	128	SA16 to SA19
SGA5	0	0	1	0	1	128	SA20 to SA23
SGA6	0	0	1	1	0	128	SA24 to SA27
SGA7	0	0	1	1	1	128	SA28 to SA31
SGA8	0	1	0	0	0	128	SA32 to SA35
SGA9	0	1	0	0	1	128	SA36 to SA39
SGA10	0	1	0	1	0	128	SA40 to SA43
SGA11	0	1	0	1	1	128	SA44 to SA47
SGA12	0	1	1	0	0	128	SA48 to SA51
SGA13	0	1	1	0	1	128	SA52 to SA55
SGA14	0	1	1	1	0	128	SA56 to SA59
SGA15	0	1	1	1	1	128	SA60 to SA63
SGA16	1	0	0	0	0	128	SA64 to SA67
SGA17	1	0	0	0	1	128	SA68 to SA71
SGA18	1	0	0	1	0	128	SA72 to SA75
SGA19	1	0	0	1	1	128	SA76 to SA79
SGA20	1	0	1	0	0	128	SA80 to SA83
SGA21	1	0	1	0	1	128	SA84 to SA87
SGA22	1	0	1	1	0	128	SA88 to SA91
SGA23	1	0	1	1	1	128	SA92 to SA95
SGA24	1	1	0	0	0	128	SA96 to SA99
SGA25	1	1	0	0	1	128	SA100 to SA103
SGA26	1	1	0	1	0	128	SA104 to SA107
SGA27	1	1	0	1	1	128	SA108 to SA111
SGA28	1	1	1	0	0	128	SA112 to SA115
SGA29	1	1	1	0	1	128	SA116 to SA119
SGA30	1	1	1	1	0	128	SA120 to SA123
SGA31	1	1	1	1	1	128	SA124 to SA127

Sector Group Address Table

Common Flash Memory Interface Code Table

Description	A ₆ to A ₀	DQ15 to DQ0	Description	A ₆ to A ₀	DQ ₁₅ to DQ ₀
	10h	0051h	Erase Block Region 1 Information	2Dh	007Fh
Query-unique ASCII string "QRY"		0052h	bit 15 to bit 0 : y = number of sectors	2Eh	0000h
	12h	0059h	bit 31 to bit 16 : $z = size$	2Fh	0000h
Primary OEM Command Set	13h	0002h	(z×256 bytes)	30h	0001h
02h: AMD/FJ standard type	14h	0000h	Erase Block Region 2 Information	31h	0000h
Address for Primary Extended	15h	0040h	bit 15 to bit 0 : $y =$ number of sectors	32h	0000h
Table	16h	0000h	bit 31 to bit 16 : z = size (z×256 bytes)	33h 34h	0000h 0000h
Alternate OEM Command Set	17h	0000h	(2×230 bytes)	40h	0050h
(00h = not applicable)	18h	0000h	Query-unique ASCII string "PRI"	401 41h	0050h
Address for Alternate OEM	19h	0000h		42h	0049h
Extended Table	1Ah	0000h	Major version number, ASCII	43h	0031h
Vcc Min. (write/erase)			Minor version number, ASCII	44h	0031h
DQ_7 to DQ_4 : 1 V,	1Bh	0027h	-	4411	00311
DQ₃ to DQ₀: 100 mV			Address Sensitive Unlock 00h = Reguired	45h	0001h
Vcc Max. (write/erase)		00001	Erase Suspend		
DQ⁊ to DQ₄: 1 V, DQ₃ to DQ₀: 100 mV	1Ch	0036h	00h = Not supported		
		00001	01h = To read only	46h	0002h
VPP Min. voltage	1Dh	0000h	02h = To Read & Write		
V _{PP} Max. voltage	1Eh	0000h	Sector Protection		
Typical timeout per single byte/	1Fh	0004h	00h = Not Supported	47h	0004h
word write 2 ^N μs			X = Number of sectors in per group		
Typical timeout for Min size buffer	20h	0000h	Sector Temporary Unprotection		
write 2 ^N μs			00h = Not supported 01h = Supported	48h	0001h
Typical timeout per individual	21h	000Ah		406	0004h
sector erase 2 ^N ms			Sector Protection Algorithm	49h	0004h
Typical timeout for full chip erase	22h	0000h	Number of Sector for Bank 2 00h = Not Supported	4Ah	0000h
2 ^N ms					
Max timeout for byte/word write	23h	0005h	Burst Mode Type 00h = Not Supported	4Bh	0000h
2 ^N times typical (μs)			Page Mode Type		
Max timeout for buffer write 2 ^N	24h	0000h	00h = Not Supported	4Ch	0000h
times typical (μs)			V _{ACC} (Acceleration) Supply		
Max timeout per individual sector	25h	0004h	Minimum		
erase 2 ^N times typical (μs)			00h = Not Supported,	4Dh	00B5h
Max timeout for full chip erase 2 ^N	26h	0000h	DQ7 to DQ4: 1 V,		
times typical (ms)			DQ₃ to DQ₀: 100 mV		
Device Size = 2^{N} byte	27h	0017h	Vacc (Acceleration) Supply		
Flash Device Interface	28h	0001h	Maximum 00h = Not Supported,	4Eh	00C5h
description 1h : × 16	29h	0000h	DQ_7 to DQ_4 : 1 V,	4611	000011
Max number of byte in	2Ah	0000h	DQ_3 to DQ_0 : 100 mV		
multi-byte write = 2 ^N	2Bh	0000h	Boot Type		
Number of Erase Block Regions	2Ch	0001h	04h = MBM29LV651UE	4Fh	00XXh
within device			05h = MBM29LV650UE		

■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29LV650UE/651UE have two control functions required to obtain data at the outputs. \overline{CE} is the power control and used for a device selection. \overline{OE} is the output control and used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time (t_{OE}) is the delay from the falling edge of \overline{OE} to valid data at the output pins, assuming the addresses have been stable for at least t_{ACC}-t_{OE} time. When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or to change \overline{CE} pin from "H" or "L".

Standby Mode

There are two ways to implement the standby mode on the MBM29LV650UE/651UE devices, one using both the CE and RESET pins; the other via the RESET pin only.

When using both pins, a CMOS standby mode is achieved with \overline{CE} and \overline{RESET} inputs both held at V_{cc} ±0.3 V. Under this condition the current consumed is less than 5 µA Max. During Embedded Algorithm operation, V_{cc} active current (I_{cc2}) is required even $\overline{CE} =$ "H". The device can be read with standard access time (t_{cE}) from either of these standby modes.

When using the RESET pin only, CMOS standby mode is achieved with RESET input held at Vss ± 0.3 V ($\overline{CE} =$ "H" or "L"). Under this condition the current consumed is less than 5 μ A Max. Once the RESET pin is taken high, the device requires t_{RH} of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the \overline{OE} input.

Automatic Sleep Mode

Automatic sleep mode works to restrain power consumption during read-out of MBM29LV650UE/651UE data. This is effective with an application requesting low power consumption such as handy terminals. To activate this mode, MBM29LV650UE/651UE automatically switch themselves to low power mode when MBM29LV650UE/651UE addresses remain stable during access fine of 150 ns. It is not necessary to control \overline{CE} , \overline{WE} , and \overline{OE} on the mode. Under the mode, the current consumed is typically 1 μ A (CMOS Level). Since the data are latched during this mode, the data are read out continuously. If the addresses are changed, the mode is canceled automatically and MBM29LV650UE/651UE read out the data for changed addresses.

Output Disable

With the \overline{OE} input at a logic high level (V_{IH}), output from the devices are disabled. This causes the output pins to be in a high impedance state.

Autoselect

Autoselect mode allows the reading out of a binary code from the devices and identifies its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm.

To activate this mode, the programming equipment must force V_{ID} on address pin A₉. Two identifier words may then be sequenced from the devices outputs by toggling address A₀ from V_{IL} to V_{IH} . All addresses are DON'T CARES except A₀, A₁, and A₆. (recommend to set V_{IL} for other addresses pins.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV650UE/651UE are erased or programmed in a system without access to high voltage on the A₉ pin. The command sequence is illustrated in "MBM29LV650UE/651UE Command Definitions Table" in ■ DEVICE BUS OPERATION. (Refer to "Autoselect Command" in ■ COMMAND DEFINITIONS.)

Word 0 ($A_0 = V_{IL}$) represents the manufacturer's code (Fujitsu = 04h) and word 1 ($A_0 = V_{IH}$) represents the device identifier code (MBM29LV650UE/651UE = 22D7h). These two words are given in "MBM29LV650UE/651UE Sector Group Protection Verify Autoselect Codes Table" and "Extended Autoselect Code Table" in \blacksquare DEVICE BUS OPERATION. All identifiers for manufactures and device will exhibit odd parity with DQ₇ defined as the parity bit. In order to read the proper device codes when executing the autoselect, A₁ must be V_{IL}.

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever starts later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever starts first. Standard microprocessor write timings are used.

Refer to ■ AC CHARACTERISTICS and ■ TIMING DIAGRAM.

Sector Group Protection

The MBM29LV650UE/651UE feature hardware sector group protection. This feature will disable both program and erase operations in any combination of 32 sector groups of memory. Each sector group consists of 4 successive sectors. (See "Sector Group Address Table" in ■ FLEXIBLE SECTOR-ERASE ARCHITECTURE). The sector group protection feature is enabled using programming equipment at the user's site. The device is shipped with all sector groups unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A₉ and control pin \overline{OE} , $\overline{CE} =$ VIL and A₀ = A₀ = VIL, A₁ = VIH. The sector group addresses (A₂1, A₂0, A19, A18, and A17) should be set to the sector to be protected. "Sector Group Address Table" in ■ FLEXIBLE SECTOR-ERASE ARCHITECTURE defines the sector address for each of the 32 individual sectors. Programming of the protection circuitry begins on the falling edge of the WE pulse and is terminated with the rising edge of the same. Sector group addresses must be held constant during the WE pulse. See "(9) Sector Group Protection Timing Diagram" in ■ TIMING DIAGRAM and "(5) Sector Group Protection Algorithm" in ■ FLOW CHART for sector group protection waveforms and algorithm. To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A₉ with \overline{CE} and \overline{OE} at V_L and \overline{WE} at V_H. Scanning the sector group addresses (A₂₁, A₂₀, A₁₉, A₁₈, and A₁₇) while $(A_6, A_1, A_0) = (0, 1, 0)$ will produce a logic "1" code at device output DQ₀ for a protected sector. Otherwise the device will read 00h for unprotected sector. In this mode, the lower order addresses, except for A₀, A₁, and A₆ are DON'T CARES (recommend to set V_L for other addresses pins). See "MBM29LV650UE/651UE User Bus Operations Table" and "MBM29LV650UE/651UE Sector Group Protection Verify Autoselect Codes Table" in ■ DEVICE BUS OPERATION for Autoselect codes. It is also possible to determine if a sector group is protected in the system by writing an Autoselect command. See "Extended Command (3) Extended Sector Group Protection" in COMMAND DEFINITIONS.

Temporary Sector Group Unprotection

This feature allows temporary unprotection of previously protected sector groups of the MBM29LV650UE/651UE devices in order to change data. The Sector Group Unprotection mode is activated by setting the RESET pin to high voltage (V_{ID}). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the V_{ID} is taken away from the RESET pin, all the previously protected sector groups will be protected again. Refer to "(9) Sector Group Protection Timing Diagram" in \blacksquare TIMING DIAGRAM. The MBM29LV650UE/651UE also have Extended Sector Group Protection function. See \blacksquare COMMAND DEFINITIONS.

This temporary sector group unprotect mode is disabled whenever the chip is in the HiddenROM mode. This area cannot be programmed within this mode. Once this area is programmed, protection is for good.

RESET

Hardware Reset Pin

The MBM29LV650UE/651UE devices may be reset by driving the RESET pin to V_{IL}. The RESET pin has a pulse requirement and has to be kept low (V_{IL}) for at least "t_{RP}" in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode "t_{READY}" after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the devices require an additional "t_{RH}" before it will allow read access. When the RESET pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted.

Write Protect (WP)

The Write Protection function provides a hardware method of protecting certain "outermost" 32 K word sector without using V_{1D} .

If the system asserts V_{IL} on the WP pin, the device disables program and erase functions in the "outermost" 32 K word sector independently of the protection status of this sector. The outermost 32 K word sector is the highest addresses in MBM29LV650UE, or the lowest addresses in MBM29LV651UE. (MBM29LV650UE: SA127, MBM29LV651UE: SA0)

If the system asserts V_{H} on the \overline{WP} pin, the device reverts to whether the outermost 32 K word sector was last set to be protected or unprotected. That is, sector protection or unprotection for this sector depends on whether this was last protected or unprotected using the method described in "Sector protection/unprotection".

Accelerated Program Operation

MBM29LV650UE/651UE offer accelerated program operation which enables the programming in high speed. If the system asserts V_{ACC} to the ACC pin, the device automatically enters the acceleration mode and the time required for program operation will reduce to about 60%. This function is primarily intended to allow high speed program, so caution is needed as the sector group will temporarily be unprotected.

The system would use a fast program command sequence when programming during acceleration mode. It is unnecessary to set command to fast mode and to reset command from fast mode. When the device enters the acceleration mode, the device automatically set to fast mode. Therefore, the present sequence could be used for programming and detection of completion during acceleration mode.

Removing V_{ACC} from the ACC pin returns the device to normal operation. Do not remove V_{ACC} from the ACC pin during programming. Erase operation during Accelerated Program Operation is strictly prohibited.

COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect data values or writing them in the improper sequence will reset the devices to the read mode. The valid register command sequences is defined in "MBM29LV650UE/651UE Command Definitions Table" in \blacksquare DEVICE BUS OPERATION Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ₀ to DQ₇ and DQ₈ to DQ₁₅ bits are ignored.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits to Read/Reset mode, the Read/Reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the ■ AC CHARACTERISTICS and ■ TIMING DIAGRAM for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register.

The Autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the address and the Autoselect command. Then the manufacture and device codes can be read from the address, and an actual data of memory cell can be read from the another address.

Following the command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h returns the device code (MBM29LV650UE/651UE = 22D7h). A read cycle from address XX03h returns the Extended Code (MBM29LV650UE = 0010h, MBM29LV651UE = 0000h). (See "MBM29LV650UE/651UE Sector Group Protection Verify Autoselect Codes Table" in ■ DEVICE BUS OPERATION.)

All manufacturer and device codes will exhibit odd parity with DQ₇ defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02h. Scanning the sector group addresses (A₂₁, A₂₀, A₁₉, A₁₈, and A₁₇) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logic "1" at device output DQ₀ for a protected sector group. The programming verification should be performed by verify sector group protection on the protected sector. (See "User Bus Operations Table" in \blacksquare DEVICE BUS OPERATION.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

Word Programming

The devices are programmed on a word-by-word basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The system can determine the status of the program operation by using DQ_7 (Data Polling), and DQ_6 (Toggle Bit). (See "Write Operation Status".) The Data Polling and Toggle Bit must be performed at the memory location which is being programmed.

The automatic programming operation is completed when the data on DQ₇ is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1" Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from Read/Reset mode will show that the data is still "0" Only erase operations can convert "0"s to "1"s.

The Embedded Program[™] Algorithm using typical command strings and bus operations are illustrated in "(1) Embedded Program[™] Algorithm" in ■ FLOW CHART.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all 0 data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ_7 (Data Polling), and DQ_6 (Toggle Bit). The chip erase begins on the rising edge of the last \overline{CE} or \overline{WE} , whichever happens first in the command sequence and terminates when the data on DQ_7 is "1" (See "Write Operation Status" section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

The Embedded Erase[™] Algorithm using typical command strings and bus operations are illustrated in "(2) Embedded Erase[™] Algorithm" in ■ FLOW CHART.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{CE} or \overline{WE} whichever happens later, while the command (Data = 30h) is latched on the rising edge of \overline{CE} or \overline{WE} which happens first. After time-out of "trow" from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on "MBM29LV650UE/651UE Command Definitions Table" in ■ DEVICE BUS OPERATION. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than "trow" otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of "trow" from the rising edge of last CE or WE whichever happens first will initiate the execution of the Sector Erase command(s). If another falling edge of CE or WE, whichever happens first occurs within the "trow" time-out window the timer is reset. (Monitor DQ₃ to determine if the sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to "Write Operation Status" section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 127).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ7 (Data Polling), and DQ6 (Toggle Bit).

The sector erase begins after the "trow" time out from the rising edge of \overline{CE} or \overline{WE} whichever happens first for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (See "Write Operation Status" section.) at which time the devices return to the read mode. Data polling and Toggle Bit must be performed at an address within any of the sectors being erased.

 $\label{eq:multipleSectorEraseTime} MultipleSectorEraseTime + SectorProgramTime(Preprogramming)] \times Number of SectorErase$

The Embedded Erase[™] Algorithm using typical command strings and bus operations are illustrated "(2) Embedded Erase[™] Algorithm" in ■ FLOW CHART.

Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command (B0h) during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command (30h) resumes the erase operation. The addresses are "Don't Care" when writting the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of "tspp" to suspend the erase operation. When the devices have entered the erase-suspended mode, the DQ_7 bit will be at logic "1" and DQ_6 will stop toggling. The user must use the address of the erasing sector for reading DQ_6 and DQ_7 to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on "DQ₂".)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by the Data polling of $\overline{DQ_7}$ or by the Toggle Bit I (DQ_6) which is the same as the regular Program operation. Note that DQ_7 must be read from the Program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

(1) Fast Mode

MBM29LV650UE/651UE have Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to "(7) Extended Sector Group Protection Algorithm" in **E** FLOW CHART.) The Vcc active current is required even $\overrightarrow{CE} = V_{H}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD). (Refer to "(7) Extended Sector Group Protection Algorithm" in ■ FLOW CHART.)

(3) Extended Sector Group Protection

In addition to normal sector group protection, the MBM29LV650UE/651UE have Extended Sector Group Protection as extended function. This function enables to protect sector group by forcing V_{ID} on RESET pin and write a command sequence. Unlike conventional procedure, it is not necessary to force V_{ID} and control timing for control pins. The only RESET pin requires V_{ID} for sector group protection in this mode. The extended sector group protection requires V_{ID} on RESET pin. With this condition, the operation is initiated by writing the set-up command (60h) into the command register. Then, the sector group addresses pins (A₂₁, A₂₀, A₁₉, A₁₈, and A₁₇) and (A₆, A₁, A₀) = (0, 1, 0) should be set to the sector group to be protected (recommend to set V_{IL} for the other addresses pins), and write extended sector group protection command (60h). A sector group is typically protected in 250 µs. To verify programming of the protection circuitry, the sector group addresses pins (A₂₁, A₂₀, A₁₉, A₁₈, and A₁₇) and (A₆, A₁, A₀) = (0, 1, 0) should be set and write a command (40h). Following the command write, a logic "1" at device output DQ₀ will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector group protection command (60h) again. To terminate the operation, it is necessary to set RESET pin to V_{IH}. (Refer to "(11) Extended Sector Group Protection Timing Diagram" in TIMING DIAGRAM and "(8) Embedded ProgramTM Algorithm for Fast Mode" in **E** FLOW CHART.)

(4) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98h) into the command register. Following the command write, a read cycle from specific address retrieves device information. Please note that output data of upper byte $(DQ_8 \text{ to } DQ_{15})$ is "0" in word mode (16 bit) read. To terminate operation, it is necessary to write the read/reset command sequence into the register. (See "Common Flash Memory Interface Code Table" in \blacksquare FLEXIBLE SECTOR-ERASE ARCHITECTURE.)

HiddenROM Region

The HiddenROM feature provides a Flash memory region that the system may access through a new command sequence. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the HiddenROM region is programmed, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The HiddenROM region is 128 words in length. After the system writes the Enter HiddenROM command sequence, it may read the HiddenROM region by using device addresses A₀ to A₆ (A₇ to A₁₄ are "00", A₁₅ to A₂₁ are don't care). That is, the device sends only program command that would normally be sent to the address to the HiddenROM region. This mode of operation continues until the system issues the Exit HiddenROM command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the address.

If you request Fujitsu to program the ESN in the device, please contact a Fujitsu representative for more information.

Write Operation Status

Detailed in "Hardware Sequence Flags" are all the status flags that can be used to check the status of the device for current mode operation. During sector erase, the part provides the status flags automatically to the I/O ports. The information on DQ₂ is address sensitive. This means that if an address from an erasing sector is consecutively read, then the DQ₂ bit will toggle. However, DQ₂ will not toggle if an address from a non-erasing sector is consecutively read. This allows the user to determine which sectors are erasing and which are not.

Once erase suspend is entered, address sensitivity still applies. If the address of a non-erasing sector (that is, one available for read) is provided, then stored data can be read from the device. If the address of an erasing sector (that is, one unavailable for read) is applied, the device will output its status bits.

		•	U U				
		Status	DQ7	DQ ₆	DQ₅	DQ₃	DQ ₂
	Embedded F	Program Algorithm	DQ ₇	Toggle	0	0	1
	Embedded E	Frase Algorithm	0	Toggle	0	1	Toggle*
In Progress	Erase Suspend Read (Erase Suspended Sector)		1	1	0	0	Toggle
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle	0	0	1*
	Embedded F	Ided Program Algorithm DQ7 Toggle		1	0	1	
Exceeded	Embedded Erase Algorithm		0	Toggle	1	1	N/A
Time Limits	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle	1	1 0 Data 0 0	N/A

Hardware Sequence Flags Table

*: Successive reads from the erasing or erase-suspend sector causes DQ₂ to toggle. Reading from non-erase suspend sector address will indicate logic "1" at the DQ₂ bit.

DQ7

Data Polling

The MBM29LV650UE/651UE devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices produce reverse data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ7. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ7 output. The flowchart for Data Polling (DQ7) is shown in "(3) Data Polling Algorithm" in ■ FLOW CHART.

For programming, the Data Polling is valid after the rising edge of fourth write pulse in the four write pulse sequence.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid.

Once the Embedded Algorithm operation is close to being completed, the MBM29LV650UE/651UE data pins (DQ₇) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the devices are driving status information on DQ₇ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ₇ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ₇ has a valid data, the data outputs on DQ₀ to DQ₆ may be still invalid. The valid data on DQ₀ to DQ₇ will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See "Hardware Sequence Flags".)

See "(6) Data Polling during Embedded Algorithm Operation Timing Diagram" in ■ TIMING DIAGRAM for the Data Polling timing specifications and diagram.

DQ₆

Toggle Bit I

The MBM29LV650UE/651UE also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{CE} or \overline{OE} toggling) data from the devices will result in DQ₆ toggling between 1 and 0. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 1 μ s and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 400 μ s and then drop back into read mode, having changed none of the data.

Either \overline{CE} or \overline{OE} toggling will cause the DQ₆ to toggle. In addition, an Erase Suspend/Resume command will cause the DQ₆ to toggle.

See "(7) Toggle Bit I during Embedded Algorithm Operation Timing Diagram" in ■ TIMING DIAGRAM for the Toggle Bit I timing specifications and diagram.

DQ5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the devices under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in "MBM29LV650UE/651UE User Bus Operations Table" in \blacksquare DEVICE BUS OPERATION.

The DQ₅ failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ₇ bit and DQ₆ never stops toggling. Once the devices have exceeded timing limits, the DQ₅ bit will indicate a "1". Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

DQ₃

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ_3 may be used to determine if the sector erase timer window is still open. If DQ_3 is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ_3 is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ_3 prior to and following each subsequent Sector Erase command. If DQ_3 were high on the second status check, the command may not have been accepted.

See "Hardware Sequence Flags Table".

DQ₂

Toggle Bit II

This toggle bit II, along with DQ₆, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

DQ₆ is different from DQ₂ in that DQ₆ toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress (see "Hardware Sequences Flags"). The behavior of these two status bits, along with that of DQ₇, is summarized as follows:

For example, DQ_2 and DQ_6 can be used together to determine if the erase-suspend-read mode is in progress. (DQ_2 toggles while DQ_6 does not.)

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the device is in the erase mode, DQ_2 toggles if this bit is read from an erasing sector.

Mode	DQ7	DQ ₆	DQ ₂
Program	DQ ₇	Toggle	1
Erase	0	Toggle	Toggle *
Erase-Suspend Read (Erase-Suspended Sector)	1	1	Toggle
Erase-Suspend Program	DQ ₇	Toggle	1 *

Toggle Bit Status Table

*: Successive reads from the erasing or erase-suspend sector will cause DQ₂ to toggle. Reading from non-erase suspend sector address will indicate logic "1" at the DQ₂ bit.

Data Protection

The MBM29LV650UE/651UE is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences. The devices also incorporate several features to prevent inadvertent write cycles resulting form V_{cc} power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during V_{CC} power-up and power-down, a write cycle is locked out for V_{CC} less than V_{LKO} (Min). If V_{CC} < V_{LKO}, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO}. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V_{CC} is above V_{LKO} (Min).

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} do not initiate write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write, \overline{CE} and \overline{WE} must be a logic 0 while \overline{OE} is a logic 1.

Power-up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{\mathbb{L}}$ and $\overline{OE} = V_{\mathbb{H}}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to read mode on power-up.

Sector Group Protection

Device user is able to protect each sector group individually to store and protect data. Protection circuit voids both program and erase commands that are addressed to protected sectors. Any commands to program or erase addressed to protected sector are ignored (see "Sector Group Protection" in ■ FUNCTIONAL DESCRIP-TION).

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
Faianielei	Symbol	Min	Max	Onic
Storage Temperature	Tstg	-55	+125	С
Ambient Temperature with Power Applied	TA	-40	+85	С
Voltage with respect to Ground All Pins Except A ₉ , \overline{OE} , ACC, and $\overline{RESET^{*1, *2}}$	VIN, VOUT	-0.5	Vcc +0.5	V
Power Supply Voltage*1	Vcc	-0.5	+4.0	V
A_9 , \overline{OE} , ACC, and $\overline{RESET}^{*1, *3}$	VIN	-0.5	+13.0	V
Power Supply Voltage*1	Vccq	-0.2	+7.0	V

*1 : Voltage is defined on the basis of $V_{SS} = GND = 0 V$.

- *2 : Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vcc +0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc + 2.0 V for periods of up to 20 ns.
- *3: Minimum DC input voltage on A₉, OE, ACC and RESET pins is -0.5 V. During voltage transitions, A₉, OE, ACC and RESET pins may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage on (V_{IN} V_{CC}) dose not exceed +9.0 V. Maximum DC input voltage on A₉, OE, ACC and RESET pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	lue	Unit	
Falameter	Symbol	Min	Max	Onit	
Ambient Temperature	TA	-40	+85	С	
Power Supply Voltage (Vcc)*	Vcc	+3.0	+3.6	V	
Power Supply Voltage (Vccq)*	Vccq	+3.0	+3.6	V	


*: Voltage is defined on the basis of $V_{SS} = GND = 0 V$.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses , operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ MAXIMUM OVERSHOOT/MAXIMUM UNDERSHOOT



■ DC CHARACTERISTICS

Denometer	Cumhal	Canditiana	Val	ue	l lm it
Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	Lu	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ Max, $V_{CC}q = V_{CC}q$ Max	-1.0	+1.0	μA
Output Leakage Current	Ilo	Vout = Vss to Vcc, Vcc = Vcc Max, Vccq = Vccq Max	-1.0	+1.0	μA
A₀, OE, RESET Inputs Leakage Current	Ілт	Vcc <u>= Vcc Max,</u> A ₉ , OE, RESET = 12.5 V	—	35	μA
Vcc Active Current *1		$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, V_{CC} = V_{CC} Max, V_{CC}q = V_{CC}q Max, f = 5 MHz$	_	16	mA
	ICC1	$\overline{\overline{CE}} = V_{IL}, \ \overline{OE} = V_{IH}, \ V_{CC} = V_{CC} \ Max, \ V_{CC}q = V_{CC}q \ Max, \ f = 1 \ MHz$	—	7	mA
Vcc Active Current*2	Icc2	$\overline{\overline{CE}} = V_{IL}, \ \overline{\overline{OE}} = V_{IH}, \ V_{CC} = V_{CC} \ Max, \ V_{CC}q = V_{CC}q \ Max$	—	40	mA
Vcc Current (Standby)	Іссз	$\frac{V_{CC} = V_{CC} Max, V_{CC}q = V_{CC}q Max,}{\overline{CE} = V_{CC} \pm 0.3 V,}$ RESET = $V_{CC} \pm 0.3 V$	_	5	μA
Vcc Current (Standby, RESET)	Icc4	Vcc = Vcc Max, Vccq = Vccq Max, RESET = Vss±0.3 V		5	μA
Vcc Current (Automatic Sleep Mode) *5				5	μΑ
ACC Accelerated Program Current	lacc	Vcc = Vcc Max, ACC = V _{ACC} Max	_	20	mA
Input Low Voltage	VIL		-0.5	0.6	V
Input High Voltage	Vін	—	2.0	Vcc + 0.5	V
Voltage for Program Acceleration	VACC	—	11.5	12.5	V
Voltage for Autoselect, Sector Protection (A ₉ , OE, RESET) * ^{3, *4}	VID	_	11.5	12.5	V
Output Low Voltage	Vol	Io∟ = 4.0 mA, Vcc = Vcc Min, Vccq = Vccq Min	_	0.45	V
	V _{OH1}	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{CC} \text{ Min}, V_{CC}q = V_{CC}q \text{ Min}$	2.4		V
Output High Voltage	V _{OH2}	$I_{OH} = -100 \ \mu A$, Vcc Min, Vccq = Vccq Min	Vccq-0.4		V
Low Vcc Lock-Out Voltage	Vlko	—	2.3	2.5	V

*1 : The lcc current listed includes both the DC operating current and the frequency dependent component.

*2 : lcc active while Embedded Erase or Embedded Program is in progress.

*3 : This timing is only for Sector Group Protection Operation.

*4 : Applicable for only $V_{\mbox{\scriptsize CC}}$ applying.

*5 : Automatic sleep mode enables the low power mode when address remains stable for 150 ns.


■ AC CHARACTERISTICS

• Read Only Operations Characteristics

Parameter	Syn	nbol	Tost Sotup	Value*		Unit
Faiameter	JEDEC	Standard	Test Setup	Min	Max	Unit
Read Cycle Time	tavav	t RC	—	90	—	ns
Address to Output Delay	t avqv	tacc	$\frac{\overline{CE}}{OE} = V_{IL}$		90	ns
Chip Enable to Output Delay	t ELQV	t CE	OE = Vı∟	_	90	ns
Output Enable to Output Delay	t GLQV	toe	—	_	35	ns
Chip Enable to Output High-Z	t ehqz	tdf	—		30	ns
Output Enable to Output High-Z	t _{GHQZ}	tdf	—		30	ns
Output Hold Time From Address, CE or OE, Whichever Occurs First	taxqx	tон	_	0	_	ns
RESET Pin Low to Read Mode		t READY	—		20	μS

* : Test Conditions :

Output Load : 1 TTL gate and 30 pF (MBM29LV650UE/651UE90) Input rise and fall times : 5 ns Input pulse levels : 0.0 V or 3.0 V Timing measurement reference level Input : 1.5 V Output : 1.5 V



• Write (Erase/Program) Operations

Write (Erase/Prog		Syn	nbols	Value			L lus it
Para	ameter	JEDEC	Standard	Min	Тур	Max	Unit
Write Cycle Time		tavav	twc	90			ns
Address Setup Time		t avwl	tas	0		—	ns
Address Hold Time		twlax	tан	45		—	ns
Data Setup Time		tovwн	tos	35			ns
Data Hold Time		t whdx	t _{DH}	0		—	ns
Output Enable Setup Ti	me	_	toes	0		—	ns
Output Enable Hold	Read		0			ns	
Time	Toggle and Data Polling		toeh -	10			ns
Read Recover Time Be	fore Write	t GHWL	t GHWL	0			ns
Read Recover Time Be	fore Write	tghel	t GHEL	0			ns
CE Setup Time		telwl	tcs	0	_		ns
WE Setup Time		twlel	tws	0			ns
CE Hold Time		twhen	tсн	0			ns
WE Hold Time		t EHWH	twн	0		—	ns
Write Pulse Width		t wlwh	twp	35			ns
CE Pulse Width		t eleh	tcp	35	—		ns
Write Pulse Width High		twнw∟	twpн	30		—	ns
CE Pulse Width High		tehel	tсрн	30			ns
Programming Operation	1	twnwn1	twnwn1		16		μs
Sector Erase Operation *1		twhwh2	twhwh2		1	—	S
Vcc Setup Time			tvcs	50			μs
Rise Time to VID *2		_	tvidr	500		—	ns
Rise Time to VACC *3			t vaccr	500			ns
Voltage Transition Time	*2		tvlht	4			μs
Write Pulse Width *2		_	twpp	100	—		μs
OE Setup Time to WE Active *2			toesp	4			μs
CE Setup Time to WE Active *2		—	t CSP	4	_		μs
RESET Pulse Width		—	t RP	500			ns
RESET High Level Period Before Read		—	tвн	200	_		ns
Delay Time from Embedded Output Enable		—	teoe			90	ns
Erase Time-out Time		—	tтоw	50			μs
Erase Suspend Transiti	on Time	—	t SPD			20	μs

*1 : This does not include the preprogramming time.

*2 : This timing is for Sector Group Protection operation.

*3 : This timing is for Accelerated Program operation.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter		Limit		Unit	Comments
Falameter	Min	Тур	Max	Unit	Comments
Sector Erase Time	_	1	10	S	Excludes programming time prior to erasure
Programming Time	_	16	360	μs	Excludes system-level overhead
Chip Programming Time	_	_	200	S	Excludes system-level overhead
Erase/Program Cycle	100,000	_	_	cycle	


■ PIN CAPACITANCE


Parameter	Symbol	bol Test Setup	Va	Value		
Faialletei	Symbol	Test Setup	Тур	Max	Unit	
Input Capacitance	CIN	V _{IN} = 0	6	7.5	pF	
Output Capacitance	Соит	Vout = 0	8.5	12	pF	
Control Pin Capacitance	CIN2	V _{IN} = 0	8	10	pF	
ACC Pin Capacitance	Сімз	V _{IN} = 0	15	20	pF	


Note: Test conditions $T_A = +25$ C, f = 1.0 MHz


■ TIMING DIAGRAM


• Key to Switching Waveforms






















*: DQ7 = Valid Data (The device has completed the Embedded operation.)
















■ FLOW CHART


1. Embedded Program[™] Algorithm




2. Embedded Erase[™] Algorithm




3. Data Polling Algorithm




4. Toggle Bit Algorithm




5. Sector Group Protection Algorithm




6. Temporary Sector Group Unprotection Algorithm




7. Extended Sector Group Protection Algorithm




8. Embedded Program[™] Algorithm for Fast Mode






Part No.	Package	Access Time (ns)	Remarks
MBM29LV650UE90TN	48-pin plastic TSOP (1) (FPT-48P-M19) Normal Bend	90	Hardware protection with $\overline{WP} = SA127$
MBM29LV650UE90TR	48-pin plastic TSOP (1) (FPT-48P-M20) Reverse Bend	90	
MBM29LV651UE90TN	48-pin plastic TSOP (1) (FPT-48P-M19) Normal Bend	90	Hardware protection with WP = SA0
MBM29LV651UE90TR	48-pin plastic TSOP (1) (FPT-48P-M20) Reverse Bend	90	

■ PACKAGE DIMENSIONS



(Continued)



(Continued)

Revision History

Revision DS05-20882-6E (March 9, 2009)

The following comment is added.

This product has been retired and is not recommended for new designs. Availability of this document is retained for reference and historical purposes only.

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9100 Fax: +1-408-432-9044

http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

F0303 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

