

**TYPES SN54190, SN54191, SN54LS190, SN54LS191,
SN74190, SN74191, SN74LS190, SN74LS191**
SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL
BULLETIN NO. DL-S 7711865, DECEMBER 1972—REVISED AUGUST 1977

- Counts 8-4-2-1 BCD or Binary
- Single Down/Up Count Control Line
- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presettable with Load Control
- Parallel Outputs
- Cascadable for n-Bit Applications

TYPE	AVERAGE PROPAGATION DELAY	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'190, '191	20 ns	25 MHz	325 mW
'LS190, 'LS191	20 ns	25 MHz	100 mW

description

The '190, 'LS190, '191, and 'LS191 are synchronous, reversible up/down counters having a complexity of 58 equivalent gates. The '191 and 'LS191 are 4-bit binary counters and the '190 and 'LS190 are BCD counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four master-slave flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter counts up and when high, it counts down. Level changes at the down/up input of the 'LS190 and 'LS191 should be made only when the clock input is high.


These counters are fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The clock, down/up, and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

Series 54' and 54LS' are characterized for operation over the full military temperature range of -55°C to 125°C ; Series 74' and 74LS' are characterized for operation from 0°C to 70°C .

SN54', SN54LS' ... J OR W PACKAGE
SN74', SN74LS' ... J OR N PACKAGE
(TOP VIEW)




asynchronous inputs: Low input to load sets $Q_A = A$,
 $Q_B = B$, $Q_C = C$, and $Q_D = D$

TYPES SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191


SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

functional block diagrams

'191, 'LS191 BINARY COUNTERS



'190, 'LS190 DECADE COUNTERS



... Dynamic input activated by a transition from a high level to a low level.




TYPES SN54190, SN54LS190, SN74190, SN74LS190 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

'190, 'LS190 DECADE COUNTERS

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to BCD seven.
2. Count up to eight, nine (maximum), zero, one, and two.
3. Inhibit.
4. Count down to one, zero (minimum), nine, eight, and seven.




TYPES: SN54191, SN54LS191, SN74191, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

'191, 'LS191 BINARY COUNTERS

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to binary thirteen.
2. Count up to fourteen, fifteen (maximum), zero, one, and two.
3. Inhibit.
4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage: SN54', SN74' Circuits	5.5 V
SN54LS', SN74LS' Circuits	7 V
Operating free-air temperature range: SN54', SN54LS' Circuits	-55°C to 125°C
SN74', SN74LS' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

TYPES SN54190, SN54191, SN74190, SN74191

SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

recommended operating conditions

	SN54190, SN54191			SN74190, SN74191			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}			-800			-800	μ A
Low-level output current, I_{OL}			16			16	mA
Input clock frequency, f_{clock}	0		20	0		20	MHz
Width of clock input pulse, $t_w(clock)$	25			25			ns
Width of load input pulse, $t_w(load)$	35			35			ns
Data setup time, t_{setup} (See Figures 1 and 2)	20			20			ns
Data hold time, t_{hold}	0			0			ns
Operating free-air temperature, T_A	-55		125	0		70	$^{\circ}$ C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54190, SN54191		SN74190, SN74191		UNIT
		MIN	TYP [‡] MAX	MIN	TYP [‡] MAX	
V_{IH} High-level input voltage	$V_{CC} = \text{MIN}$	2		2		V
V_{IL} Low-level input voltage	$V_{CC} = \text{MIN}$		0.8		0.8	V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -12 \text{ mA}$		-1.5		-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -800 \mu\text{A}$	2.4	3.4	2.4	3.4	V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 16 \text{ mA}$		0.2 0.4		0.2 0.4	V
I_I High-level input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$		1		1	mA
I_{IH} High-level input current at any input except enable	$V_{CC} = \text{MAX}$, $V_I = 2.4 \text{ V}$		40		40	μ A
I_{IH} High-level input current at enable input			120		120	μ A
I_{IL} Low-level input current at any input except enable	$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$		-1.6		-1.6	mA
I_{IL} Low-level input current at enable input			-4.8		-4.8	mA
I_{OS} Short-circuit output current [§]	$V_{CC} = \text{MAX}$	-20	-65	-18	-65	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$, See Note 2		65 99		65 105	mA

[†] For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

NOTE 2: I_{CC} is measured with all inputs grounded and all outputs open.

TYPES SN54190, SN54191, SN74190, SN74191



SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER ¹	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'190, '191			UNIT
				MIN	TYP	MAX	
f_{max}			$C_L = 15\text{ pF}$, $R_L = 400\ \Omega$, See Figures 1 and 3 thru 7	20	25		MHz
t_{PLH}	Load	Q_A, Q_B, Q_C, Q_D		22	33		ns
t_{PHL}				33	50		
t_{PLH}	Data A, B, C, D	Q_A, Q_B, Q_C, Q_D		14	22		ns
t_{PHL}				35	50		
t_{PLH}	Clock	Ripple Clock		13	20		ns
t_{PHL}				16	24		
t_{PLH}	Clock	Q_A, Q_B, Q_C, Q_D		16	24		ns
t_{PHL}				24	36		
t_{PLH}	Clock	Max/Min		28	42		ns
t_{PHL}				37	52		
t_{PLH}	Down/Up	Ripple Clock		30	45		ns
t_{PHL}				30	45		
t_{PLH}	Down/Up	Max/Min		21	33		ns
t_{PHL}				22	33		

¹ f_{max} \equiv maximum clock frequency
 t_{PLH} \equiv propagation delay time, low-to-high-level output
 t_{PHL} \equiv propagation delay time, high-to-low-level output

schematics of inputs and outputs



TYPES SN54LS190, SN54LS191, SN74LS190, SN74LS191

SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

REVISED AUGUST 1977

recommended operating conditions

	SN54LS190			SN74LS190			UNIT
	SN54LS191			SN74LS191			
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}			-400			-400	μ A
Low-level output current, I_{OL}			4			8	mA
Clock frequency, f_{clock}	0		20	0		20	MHz
Width of clock input pulse, $t_w(\text{clock})$	25			25			ns
Width of load input pulse, $t_w(\text{load})$	35			35			ns
Data setup time, t_{setup} (See Figures 1 and 2)	20			20			ns
Data hold time, t_{hold}	0			0			ns
Count enable time, t_{enable} (see Note 3)	40			40			ns
Operating free-air temperature, T_A	-55		125	0		70	$^{\circ}$ C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]	SN54LS190			SN74LS190			UNIT
			SN54LS191			SN74LS191			
			MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V_{IH}	High-level input voltage		2			2			V
V_{IL}	Low-level input voltage				0.7			0.8	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	$I_{OL} = 8 \text{ mA}$		V
I_I	High-level input current at maximum input voltage	Enable							mA
		Others	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$						
I_{IH}	High-level input current	Enable							μ A
		Others	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$						
I_{IL}	Low-level input current	Enable							mA
		Others	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$						
I_{OS}	Short-circuit output current [§]	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}$, See Note 2	20	35		20	35		mA

[†]For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions for the applicable device type.

[‡]All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 2. I_{CC} is measured with all inputs grounded and all outputs open.

3. Minimum count enable time is the interval immediately preceding the rising edge of the clock pulse during which interval the count enable input must be low to ensure counting.

TYPES SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL



REVISED OCTOBER 1976

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS190, 'LS191			UNIT
				MIN	TYP	MAX	
f_{max}			$C_L = 15\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figures 1 and 3 thru 7	20	25		MHz
t_{PLH}	Load	Q_A, Q_B, Q_C, Q_D		22	33		ns
t_{PHL}				33	50		
t_{PLH}	Data A, B, C, D	Q_A, Q_B, Q_C, Q_D		20	32		ns
t_{PHL}				27	40		
t_{PLH}	Clock	Ripple Clock		13	20		ns
t_{PHL}				16	24		
t_{PLH}	Clock	Q_A, Q_B, Q_C, Q_D		16	24		ns
t_{PHL}				24	36		
t_{PLH}	Clock	Max/Min		28	42		ns
t_{PHL}				37	52		
t_{PLH}	Down/Up	Ripple Clock		30	45		ns
t_{PHL}				30	45		
t_{PLH}	Down/Up	Max/Min		21	33		ns
t_{PHL}				22	33		
t_{PLH}	Enable	Ripple Clock		21	33		ns
t_{PHL}				22	33		



[†] f_{max} \equiv maximum clock frequency
 t_{PLH} \equiv propagation delay time, low-to-high-level output
 t_{PHL} \equiv propagation delay time, high-to-low-level output

schematics of inputs and outputs



**TYPES SN54190, SN54191, SN54LS190, SN54LS191,
SN74190, SN74191, SN74LS190, SN74LS191
SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL**

PARAMETER MEASUREMENT INFORMATION



See waveform sequences in figures 4 through 7 for propagation times from a specific input to a specific output. For simplification, pulse rise times, reference levels, etc., have not been shown in figures 4 through 7.

FIGURE 3—GENERAL VOLTAGE WAVEFORMS FOR PROPAGATION TIMES






FIGURE 2—DATA SETUP TIME VOLTAGE WAVEFORMS

- NOTES: A. C_L includes probe and jig capacitance.
B. All diodes are 1N3064.
C. The input pulses are supplied by generators having the following characteristics: $Z_{out} = 50 \Omega$, duty cycle $< 50\%$, PRR < 1 MHz.
D. $V_{ref} = 1.5$ V for '190 and '191; 1.3 V for 'LS190 and 'LS191.



NOTE E: Conditions on other inputs are irrelevant.

FIGURE 4—LOAD TO OUTPUT AND DATA TO OUTPUT




NOTE F: All data inputs are low.

FIGURE 5—ENABLE TO RIPPLE CLOCK, CLOCK TO RIPPLE CLOCK, DOWN/UP TO RIPPLE CLOCK, AND DOWN/UP TO MAX/MIN

**TYPES SN54190, SN54191, SN54LS190, SN54LS191,
SN74190, SN74191, SN74LS190, SN74LS191
SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL**


PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



- NOTES: G. To test Q_A , Q_B , and Q_C outputs of '190 and 'LS190: Data Inputs A, B, and C are shown by the solid line. Data Input D is shown by the dashed line.
H. To test Q_D output of '190 and 'LS190: Data Inputs A and D are shown by the solid line. Data Inputs B and C are held at the low logic level.
I. To test Q_A , Q_B , Q_C , and Q_D outputs of '191 and 'LS191: All four data inputs are shown by the solid line.

FIGURE 6—CLOCK TO OUTPUT



NOTE J: Data Inputs B and C are shown by the dashed line for the '190 and 'LS190 and the solid line for the '191 and 'LS191: Data input D is shown by the solid line for both devices.

FIGURE 7—CLOCK TO MAX/MIN