
SDAS125B - MARCH 1984 - REVISED DECEMBER 1994

- Fully Synchronous Operation for Counting and Programming
- Internal Carry Look-Ahead Circuitry for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


These synchronous 4-bit up/down binary presettable counters feature an internal carry look-ahead circuitry for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, they may be preset to either level. The load-input circuitry allows loading with the carry-enable output of cascaded counters. Because loading is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

SN54ALS169B, SN54AS169A...J PACKAGE SN74ALS169B, SN74AS169A...D OR N PACKAGE (TOP VIEW)



SN54ALS169B, SN54AS169A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


The internal carry look-ahead circuitry provides for cascading counters for n-bit synchronous application without additional gating.  $\overline{ENP}$  and  $\overline{ENT}$  inputs and a ripple-carry output ( $\overline{RCO}$ ) are instrumental in accomplishing this function. Both  $\overline{ENP}$  and  $\overline{ENT}$  must be low to count. The direction of the count is determined by the level of the up/down ( $\overline{U/D}$ ) input. When  $\overline{U/D}$  is high, the counter counts up; when low, it counts down.  $\overline{ENT}$  is fed forward to enable  $\overline{RCO}$ .  $\overline{RCO}$ , thus enabled, produces a low-level pulse while the count is zero (all inputs low) counting down or maximum (15) counting up. This low-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at  $\overline{ENP}$  or  $\overline{ENT}$  are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, LOAD, or U/D) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The SN54ALS169B and SN54AS169A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS169B and SN74AS169A are characterized for operation from 0°C to 70°C.

SDAS125B - MARCH 1984 - REVISED DECEMBER 1994


## logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.




SDAS125B - MARCH 1984 - REVISED DECEMBER 1994

## typical load, count, and inhibit sequences

The following sequence is illustrated below:

- 1. Load (preset) to binary 13
- 2. Count up to 14, 15 (maximum), 0, 1, and 2
- 3. Inhibit
- 4. Count down to 1, 0 (minimum), 15, 14, and 13



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>1</sub>	
Operating free-air temperature range, T <sub>A</sub> : SN54ALS169B	55°C to 125°C
	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS125B - MARCH 1984 - REVISED DECEMBER 1994

# recommended operating conditions

			SN	54ALS16	9B	SN7	/4ALS16	9B	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
۷ <sub>IH</sub>	High-level input voltage		2			2			>
۷ <sub>IL</sub>	Low-level input voltage				0.7			0.8	٧
ЮН	High-level output current				-0.4			-0.4	mA
IOL	Low-level output current				4			8	mA
<sup>f</sup> clock	Clock frequency		0		22	0		40	MHz
t <sub>w</sub>	Pulse duration, CLK high or low		14			12.5		·	ns
		A, B, C, or D	20			15			
<b>.</b>	Satura tima batara CI KA	ENP or ENT	25			15			ns
t <sub>su</sub>	Setup time before CLK↑	LOAD	20			15			113
		U/D	28			15			
th	Hold time, data after CLK↑		0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		SN5	SN7					
PARAMETER			MIN	TYP	MAX	MIN	TYP†	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.5			-1.5	٧
VOH	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	IOH = -0.4 mA	VCC -2	2		VCC -2	2		٧
	Voc. 45V	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	0.4 0.5
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA					0.35	0.5	
l <sub>l</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mΑ
i <sub>IH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μA
111_	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
IO <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
Icc	V <sub>CC</sub> = 5.5 V			15	25		15	25	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SDAS125B - MARCH 1984 - REVISED DECEMBER 1994

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	V( Cl Rl Tø	UNIT				
	, ,	(OUTPUT)	SN54AL	S169B	SN74AL	S169B	
		MIN	MAX	MIN	MAX		
f <sub>max</sub>			22		40		MHz
<sup>‡</sup> PLH	CLK	500	3	20	3	20	
t <sub>PHL</sub>	OLK	RCO	6	25	6	20	ns
<sup>†</sup> PLH	CLK	Any Q	2	20	2	15	
t <sub>PHL</sub>	OLK	Ally Q	5	23	5	20	ns
t <sub>PLH</sub>	FAIF	<del></del>	2	16	2	13	
tpHL	ENT	RCO	3	24	3	16	ns
tPLH	U/D̄	RCO	4	22	5	19	
tpHL	עוש		5	26	5	19	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	7 V
Operating free-air temperature range, TA: SN54AS169A	-55°C to 125°C
SN74AS169A	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			SN	54AS16	9A	SN	74AS16	9A	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.8			0.8	٧
IOH	High-level output current				-2			-2	mA
lOL	Low-level output current				20			20	mA
fclock*	Clock frequency		0	٠	60	0		75	MHz
t <sub>W</sub> *	Pulse duration, CLK high or low		7.7			6.7			ns
		A, B, C, or D	10			8			
	Catum time before CLK <sup>†</sup>	ENP or ENT	10			8			
tsu*	Setup time before CLK↑	LOAD	10			8			ns
		U/D	14			11			i
th*	Hold time, data after CLK↑		2			0			ns
TA	Operating free-air temperature		-55		125	0		70	∘C

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



SDAS125B - MARCH 1984 - REVISED DECEMBER 1994

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TECT COMPITIONS		SN54AS169A			SN			
PARAMETER		IESI CON	TEST CONDITIONS		TYP	MAX	MIN	TYP†	MAX	UNIT
۷ <sub>IK</sub>		V <sub>CC</sub> = 4.5 V,	lı = -18 mA	· [		-1.2			-1.2	٧
۷он		V <sub>CC</sub> = 4.5 V to 5.5 V,	IOH = -2 mA	V <sub>CC</sub> -2	2		VCC -2	2		٧
VOL		V <sub>CC</sub> = 4.5 V,	IOL = 20 mA		0.25	0.5		0.25	0.5	٧
1.	LOAD, ENT, U/D	V 7V			0.2			0.2	4	
11	All others	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V		_	0.1			0.1	mΑ
1	LOAD, ENT, U/D	V FFV	V 07V			40			40	
<sup>1</sup> IH	All others	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
la.	LOAD, ENT, U/D	Vac. EEV	V <sub>I</sub> = 0.4 V			-1			-1	A
IL	All others	V <sub>CC</sub> = 5.5 V,				-0.5			-0.5	mA
lO‡		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
ICC		V <sub>CC</sub> = 5.5 V			41	63		41	63	mA

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R <sub>L</sub>	= 50 pl = 500 s			UNIT
		(11111)	SN54A	S169A	SN74A		
			MIN	MAX	MIN	MAX	
fmax*			60		75		MHz
tpLH	CLK	RCO	3	17.5	3	16.5	
t <sub>PHL</sub>	OLK	(LOAD high or low)	2	14	2	13	ns
t <sub>PLH</sub>	CLK	Anu O	1	7.5	1	7	
t <sub>PHL</sub>	ÇLK	Any Q	2	14	2	13	ns
tPLH	FNF	RCO	1.5	10	1.5	9	
tPHL	ENT		1.5	10	1.5	9	ns
tplH	U/D̄	RCO	2	14	2	12	
tPHL	U/D RCO		2	14.5	2	13	ns


<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, l<sub>OS</sub>.

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_{\Gamma}$  =  $t_{f}$  = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

