

54F432 Latch

Multi-Mode Buffered Latch, INV (3-State)

Product Specification

Military Logic Products

FEATURES

- Status flip-flop for interrupt commands
- Asynchronous or latched receiver mode
- Inverting
- 3-State outputs
- 300mil-wide Silm DIP package
- Functional equivalent to Intel 8212 except that 54F432 has inverting outputs

DESCRIPTION

The 54F432 has 8 data latches with 3-State output buffers. Also included is a status flip-flop for providing service-busy or request-interrupt commands. Separate Mode (M) and Select (S_0 , S_1) inputs allow data to be stored with the outputs enabled or disabled. The device can also be operated in a fully transparent mode.

This device is functionally equivalent to the Intel 8212 except that the 54F432 has inverting outputs.

ORDERING INFORMATION


| DESCRIPTION | ORDER CODE |
|-------------------------|------------|
| 24-Pin Ceramic DIP | 54F432/BLA |
| 24-Pin Ceramic FlatPack | 54F432/BKA |
| 28-Pin Ceramic LLCC | 54F432/B3A |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS | DESCRIPTION | 54F(U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-----------------|----------------------|--------------------|---------------------|
| $D_0 - D_7$ | Data inputs | 1.0/1.0 | 20 μ A/0.6mA |
| S_0, S_1 | Select inputs | 1.0/1.0 | 20 μ A/0.6mA |
| STB | Strobe input | 1.0/1.0 | 20 μ A/0.6mA |
| M | Mode Control input | 1.0/1.0 | 20 μ A/0.6mA |
| \overline{MR} | Master Reset input | 1.0/1.0 | 20 μ A/0.6mA |
| INT | Interrupt output | 50/33 | 1.0mA/20mA |
| $Q_0 - Q_7$ | Data latched outputs | 150/33 | 3.0mA/20mA |

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 μ A in the High state and 0.6mA in the Low state.

PIN CONFIGURATION




LOGIC SYMBOL



Latch

54F432

LOGIC DIAGRAM



Latch

54F432

FUNCTIONAL DESCRIPTION

This high-performance eight-bit parallel expandable buffer register incorporates mode selection inputs and an edge-trigger status flip-flop designed specifically for implementing bus organized input/output ports. The 3-State data outputs can be connected to a common data bus and controlled from the appropriate select inputs to receive or transmit data. An integral status flip-flop provides busy or request interrupt commands.

The eight data latches are fully transparent when the internal gate enable input, G, is High and the outputs are enabled. Latch transparency is selected by the mode control (M), select (S_0 and S_1), and the strobe (STB) inputs and during transparency each data output (Q_n)

follows its respective data input (D_n). This mode of operation can be terminated by clearing, de-selecting, or holding the data latches.

An input mode or an output mode is selectable from the M input. In the input mode, M=L, the eight data latch inputs are enabled when the strobe is High regardless of device selection. If selected during an input mode, the outputs will follow the data inputs. When the strobe input is taken Low, the latches will store the most recently set up data.

In the output mode, M=H, the output buffers are enabled regardless of any other control input. During the output mode the content of the register is under control of the select (S_0 and S_1) inputs. See the Data Latches Function Table.

STATUS FLIP-FLOP FUNCTION TABLE

| INPUTS | | | | OUTPUT |
|--------|-------|-------|-----|--------|
| MR | S_0 | S_1 | STB | INT |
| L | H | X | X | H |
| L | X | L | X | H |
| H | X | X | ↓ | L |
| H | L | H | X | L |

H = High voltage level

L = Low voltage level

X = Don't care

↓ = High-to-Low clock transition

DATA LATCHES FUNCTION TABLE

| INPUTS | | | | | DATA IN | DATA OUT | OPERATING MODE |
|--------|---|-------|-------|-----|---------|----------|----------------|
| MR | M | S_0 | S_1 | STB | | | |
| L | H | H | X | X | X | H | Clear |
| L | L | L | H | L | X | H | |
| X | L | X | L | X | X | Z | De-select |
| X | L | H | X | X | X | Z | |
| H | H | H | X | X | X | Q_0 | Hold |
| H | L | L | H | L | X | Q_0 | |
| H | H | L | H | X | L | H | Data Bus |
| H | H | L | H | X | H | L | |
| H | L | L | H | H | L | H | Data Bus |
| H | L | L | H | H | H | L | |

H = High voltage level

L = Low voltage level

X = Don't care

Z = High impedance

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL | PARAMETER | RATING | UNIT |
|-----------|--|--------------------|------|
| V_{CC} | Supply voltage range | -0.5 to +7.0 | V |
| V_I | Input voltage range | -0.5 to +7.0 | V |
| I_I | Input current range | -30 to +5 | mA |
| V_O | Voltage applied to output in High output state range | -0.5 to + V_{CC} | V |
| I_O | Current applied to output in Low output state | INT | 40 |
| | | $Q_0 - Q_7$ | 40 |
| T_{STG} | Storage temperature range | -65 to +150 | °C |

Latch

54F432

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS | | | UNIT |
|-----------------|--------------------------------------|---------------------------------|-----|------|------|
| | | Min | Nom | Max | |
| V _{CC} | Supply voltage | 4.5 | 5.0 | 5.5 | V |
| V _{IH} | High-level input voltage | 2.0 | | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | V |
| I _{IK} | Input clamp current | | | -18 | mA |
| I _{OH} | High-level output current | INT | | -1.0 | mA |
| | | Q ₀ , Q ₇ | | -3.0 | mA |
| I _{OL} | Low-level output current | INT | | 20 | mA |
| | | Q ₀ , Q ₇ | | 20 | mA |
| T _A | Operating free-air temperature range | -55 | | +125 | °C |

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PARAMETER | TEST CONDITIONS ¹ | | LIMITS | | | UNIT |
|------------------|--|---|------------------------|--------|------------------|------|------|
| | | | | Min | Typ ² | Max | |
| V _{OH} | High-level output voltage | V _{CC} = Min, V _{IL} = Max, V _{IH} = Min | I _{OH} = -1mA | 2.5 | | | V |
| | | | I _{OH} = -3mA | 2.4 | | | V |
| V _{OL} | Low-level output voltage | V _{CC} = Min, V _{IL} = Max, V _{IH} = Min, I _{OL} = Max | ±10% V _{CC} | | .35 | .50 | V |
| V _{IK} | Input clamp voltage | V _{CC} = Min, I _I = I _{IK} | | | -0.73 | -1.2 | V |
| I _I | Input current at maximum input voltage | V _{CC} = Max, V _I = 7.0V | | | | 100 | μA |
| I _{IH} | High-level input current | V _{CC} = Max, V _I = 2.7V | | | | 20 | μA |
| I _{IL} | Low-level input current | V _{CC} = Max, V _I = 0.5V | | | -0.4 | -0.6 | mA |
| I _{ozH} | Off-state output current High-level voltage applied | V _{CC} = Max, V _O = 2.7V | | | | 50 | μA |
| I _{ozL} | Off-state output current Low-level voltage applied | V _{CC} = Max, V _O = 0.5V | | | | -50 | μA |
| I _{os} | Short-circuit output current ³ | V _{CC} = Max, V _O = 0.0V | | -60 | | -150 | mA |
| I _{CC} | Supply current (total) | I _{CCH} | V _{CC} = Max | | 40 | 55 | mA |
| | | I _{CCL} | | | 50 | 70 | mA |
| | | I _{CCZ} | | | 50 | 65 | mA |

Latch

54F432

AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | | | UNIT |
|--------------------------------------|--|--------------------------|---|-------------|--------------|---|--------------|----------|
| | | | T _A = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω | | | T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω | | |
| | | | Min | Typ | Max | Min | Max | |
| t _{PLH} t _{PHL} | Propagation delay D _n to Q _n | Waveform 2 | 4.5 2.5 | 7.5 4.5 | 10.5 7.0 | 4.0 2.5 | 13.0 6.0 | ns ns |
| t _{PLH} t _{PHL} | Propagation delay S ₀ , S ₁ or STB to Q _n | Waveform 1, 2 | 8.5 6.0 | 14.0 9.5 | 17.0 13.0 | 8.0 5.5 | 24.0 14.0 | ns ns |
| t _{PLH} t _{PHL} | Propagation delay S ₀ or S ₁ to INT | Waveform 1, 2 | 3.0 3.5 | 6.0 6.5 | 9.5 10.0 | 2.5 3.0 | 10.5 10.5 | ns ns |
| t _{PLH} | Propagation delay \overline{M} P to Q _n | Waveform 2 | 8.0 | 12.0 | 16.0 | 7.5 | 18.5 | ns |
| t _{PHL} | Propagation delay STB to INT | Waveform 2 | 7.0 | 10.0 | 13.5 | 6.5 | 14.5 | ns |
| t _{PZH} t _{PZL} | Output Enable time to High or Low level S ₀ or S ₁ to Q _n | Waveform 5 Waveform 6 | 6.0 6.0 | 9.0 11.0 | 12.5 14.0 | 5.5 5.5 | 15.5 15.0 | ns ns |
| t _{PHZ} t _{PLZ} | Output Disable time from High or Low level S ₀ or S ₁ to Q _n | Waveform 5 Waveform 6 | 4.0 6.0 | 7.5 11.5 | 11.5 15.0 | 3.5 5.5 | 12.5 17.0 | ns ns |
| t _{PZH} t _{PZL} | Output Enable time to High or Low level M to Q _n | Waveform 5 Waveform 6 | 5.0 6.0 | 7.5 8.0 | 11.0 11.5 | 4.5 5.5 | 12.0 13.0 | ns ns |
| t _{PHZ} t _{PLZ} | Output Disable time from High or Low level M to Q _n | Waveform 5 Waveform 6 | 3.5 6.0 | 6.0 10.0 | 9.5 13.0 | 3.0 5.5 | 10.5 15.0 | ns ns |

AC SETUP REQUIREMENTS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | | | UNIT |
|--|---|-----------------|---|-----|-----|---|-----|----------|
| | | | T _A = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω | | | T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω | | |
| | | | Min | Typ | Max | Min | Max | |
| t _s (H) t _s (L) | Setup time, High or Low D _n to S ₀ , S ₁ , STB or M | Waveform 3 | 0 0 | | | 1.0 1.0 | | ns ns |
| t _h (H) t _h (L) | Hold time, High or Low D _n to S ₀ , S ₁ , STB or M | Waveform 3 | 9.0 8.0 | | | 9.5 9.5 | | ns ns |
| t _w (H) t _w (L) | S ₀ , S ₁ or STB Pulse width High or Low | Waveform 3 | 8.0 8.0 | | | 9.0 9.0 | | ns ns |
| t _w (L) | \overline{M} R Pulse width | Waveform 4 | 8.0 | | | 9.0 | | ns |
| t _{rec} | Recovery time | Waveform 4 | 0 | | | 0 | | ns |


NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under the recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.


Latch

54F432


AC WAVEFORMS




Waveform 1. Propagation Delay for Non-Inverting Outputs




Waveform 2. Propagation Delay for Inverting Outputs




Waveform 3. Setup and Hold Times



Waveform 4. Recovery Times



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level


NOTE: $V_M = 1.5V$

The shaded areas indicate when the input is permitted to change for predictable output performance.


Latch

54F432

TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs and Open Collector Outputs



SWITCH POSITION

| TEST | SWITCH |
|-----------|--------|
| t_{PLZ} | closed |
| t_{PZL} | closed |
| All other | open |

| INPUT PULSE CHARACTERISTICS | | | | |
|-----------------------------|-----------|-------------|--------------|--------------|
| Family | Rep. Rate | Pulse Width | t_{TLH} | t_{THL} |
| 54F | 1MHz | 500ns | $\leq 2.5ns$ | $\leq 2.5ns$ |

DEFINITIONS:

- R_L = Load Resistor; see AC Characteristics for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.
- V_x = Unlocked pins must be held at: $\leq 0.8V$; $\geq 2.7V$ or open per Function Table.