

Dual J-K negative edge-triggered flip-flops without reset

74F113

FEATURE

- Industrial temperature range available (-40°C to $+85^{\circ}\text{C}$)

DESCRIPTION

The 74F113, dual negative edge-triggered JK-type flip-flop, features individual J, K, clock (CP), set (SD) inputs, true and complementary outputs. The asynchronous SD input, when low, forces the outputs to the steady state levels as shown in the function table regardless of the level at the other inputs.

A high level on the clock (CP) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the CP is high and flip-flop will perform according to the function table as long as minimum setup and hold times are observed. Output changes are initiated by the high-to-low transition of the CP.

TYPE	TYPICAL f_{\max}	TYPICAL SUPPLY CURRENT(TOTAL)
74F113	100MHz	15mA

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	INDUSTRIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
14-pin plastic DIP	N74F113N	I74F113N
14-pin plastic SO	N74F113D	I74F109D


INPUT AND OUTPUT LOADING AND FAN OUT TABLE

PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
J0, J1	J inputs	1.0/1.0	20 μA /0.6mA
K0, K1	K inputs	1.0/1.0	20 μA /0.6mA
CP0, CP1	Clock inputs (active falling edge)	1.0/4.0	20 μA /2.4mA
SD0, SD1	Set inputs (active low)	1.0/5.0	20 μA /3.0mA
Q0, Q1, $\overline{Q}_0, \overline{Q}_1$	Data outputs	50/33	1.0mA/20mA


Note to input and output loading and fan out table

1. One (1.0) FAST unit load is defined as: 20 μA in the high state and 0.6mA in the low state.


PIN CONFIGURATION



LOGIC SYMBOL




IEC/IEEE SYMBOL



Dual J-K negative edge-triggered flip-flops without reset

74F113

LOGIC DIAGRAM



FUNCTION TABLE

SD	CP	INPUTS		OUTPUTS		OPERATING MODE
		J	K	Q	Q̄	
L	X	X	X	H	L	Asynchronous set
H	↓	h	h	̄q	q	Toggle
H	↓	h	I	H	L	Load "1" (set)
H	↓	I	h	L	H	Load "0" (reset)
H	↓	I	I	q	̄q	Hold 'no change'

Notes to function table

1. H = High-voltage level
2. h = High-voltage level one setup time prior to high-to-low clock transition
3. L = Low-voltage level
4. I = Low-voltage level one setup time prior to high-to-low clock transition
5. q = Lower case indicate the state of the referenced output prior to the high-to-low clock transition
6. X = Don't care
7. ↓ = high-to-low clock transition

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	-0.5 to +7.0	V	
V _{IN}	Input voltage	-0.5 to +7.0	V	
I _{IN}	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in high output state	-0.5 to V _{CC}	V	
I _{OUT}	Current applied to output in low output state	40	mA	
T _{amb}	Operating free air temperature range	Commercial range	0 to +70	°C
		Industrial range	-40 to +85	°C
T _{stg}	Storage temperature range	-65 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IN}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1	mA
I _{OL}	Low-level output current			20	mA
T _{amb}	Operating free air temperature range	0		+70	°C
		-40		+85	°C

Dual J-K negative edge-triggered flip-flops without reset

74F113

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹			LIMITS			UNIT	
					MIN	TYP ²	MAX		
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$, $V_{IH} = \text{MIN}$	$I_{OH} = \text{MAX}$	$\pm 10\%V_{CC}$	2.5			V	
				$\pm 5\%V_{CC}$	2.7	3.4		V	
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$, $V_{IH} = \text{MIN}$	$I_{OL} = \text{MAX}$	$\pm 10\%V_{CC}$		0.30	0.50	V	
				$\pm 5\%V_{CC}$		0.30	0.50	V	
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = I_{IK}$				-0.73	-1.2	V	
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 7.0\text{V}$					100	μA	
I_{IH}	High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.7\text{V}$					20	mA	
I_{IL}	Low-level input current	Jn, Kn	$V_{CC} = \text{MAX}$, $V_I = 0.5\text{V}$				-0.6	mA	
		CPn					-2.4	mA	
		SDn					-3.0	mA	
I_{OS}	Short-circuit output current ³	$V_{CC} = \text{MAX}$			-60		-150	mA	
I_{CC}	Supply current ⁴ (total)	$V_{CC} = \text{MAX}$				15	21	mA	

Notes to DC electrical characteristics

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}$, $T_{amb} = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- Measure I_{CC} with the clock input grounded and all outputs open, then with Q and \bar{Q} outputs high in turn.

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS								UNIT	
			$T_{amb} = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{pF}$, $R_L = 500\Omega$			$T_{amb} = 0^\circ\text{C to }+70^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$, $R_L = 500\Omega$			$T_{amb} = -40^\circ\text{C to }+85^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$, $R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX			
f_{max}	Maximum clock frequency	Waveform 1	85	100		80		80			ns	
t_{PLH} t_{PHL}	Propagation delay CPn to Qn or \bar{Q}_n	Waveform 1	2.0 2.0	4.0 4.0	6.0 6.0	2.0 2.0	7.0 7.0	2.0 2.0	7.5 7.0		ns	
t_{PLH} t_{PHL}	Propagation delay SDn, to Qn or \bar{Q}_n	Waveform 2	2.0 2.0	4.5 4.5	6.5 6.5	2.0 2.0	7.5 7.5	2.0 2.0	8.0 7.5		ns	


Dual J-K negative edge-triggered flip-flops without reset

74F113

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT	
			$T_{amb} = +25^\circ\text{C}$			$T_{amb} = 0^\circ\text{C to } +70^\circ\text{C}$		$T_{amb} = -40^\circ\text{C to } +85^\circ\text{C}$		
			$V_{CC} = +5.0\text{V}$	$C_L = 50\text{pF}$	$R_L = 500\Omega$	$V_{CC} = +5.0\text{V} \pm 10\%$	$C_L = 50\text{pF}$	$R_L = 500\Omega$		
$t_{su}(H)$ $t_{su}(L)$	Setup time, high or low Jn, Kn to CPn	Waveform 1	4.0 3.5			5.0 4.0			5.0 4.5	ns
$t_h(H)$ $t_h(L)$	Hold time, high or low Jn, Kn to CPn	Waveform 1	0.0 0.0			0.0 0.0			0.0 0.0	ns
$t_w(H)$ $t_w(L)$	CPn pulse width, high or low	Waveform 1	4.5 4.5			5.0 5.0			5.0 5.0	ns
$t_w(L)$	SDn pulse width, low	Waveform 2	4.5			5.0			5.0	ns
t_{rec}	Recovery time, SDn to CPn	Waveform 2	4.5			5.0			5.0	ns

AC WAVEFORMS



Note to AC waveforms

- For all waveforms, $V_M = 1.5\text{V}$.
- The shaded areas indicate when the input is permitted to change for predictable output performance.

TEST CIRCUIT AND WAVEFORMS

