

# Quad registers

# 74F379/74F379A

74F379 — Quad parallel register with enable

74F379A — Quad parallel register with enable (light loading 74F379)

### FEATURES

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Buffered common enable input
- True and complementary outputs
- 74F379A offers light loading PNP inputs ( $I_L = -20\mu A$ )

### DESCRIPTION

The 74F379/379A are 4-bit registers with buffered common enable (E). These devices are similar to the 74F175 but feature the common enable rather than common master reset.

TYPE	TYPICAL $f_{max}$	TYPICAL SUPPLY CURRENT (TOTAL)
74F379	120MHz	28mA
74F379A	200MHz	29mA

### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^\circ C$ to $+70^\circ C$
16-pin plastic DIP	N74F379N, N74F379AN
16-pin plastic SO	N74F379D, N74F379AD


### INPUT AND OUTPUT LOADING AND FAN OUT TABLE

TYPE	PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
74F379	D0 – D3	Data inputs	1.0/1.0	20 $\mu$ A/0.6mA
	CP	Clock pulse input (active rising edge)	1.0/1.0	20 $\mu$ A/0.6mA
	E	Enable input (active low)	1.0/1.0	20 $\mu$ A/0.6mA
74F379A	D0 – D3	Data inputs	1.0/0.033	20 $\mu$ A/20 $\mu$ A
	CP	Clock pulse input (active rising edge)	1.0/0.033	20 $\mu$ A/20 $\mu$ A
	E	Enable input (active low)	1.0/0.033	20 $\mu$ A/20 $\mu$ A
	Q0 – Q3	True outputs	50/33	1.0mA/20mA
	$\bar{Q}0 – \bar{Q}3$	Complementary outputs	50/33	15mA/20mA


Note to input and output loading and fan out table

1. One (1.0) FAST unit load is defined as: 20 $\mu$ A in the high state and 0.6mA in the low state.


### PIN CONFIGURATION



### LOGIC SYMBOL




### IEC/IEEE SYMBOL



## Quad registers

74F379/74F379A

## LOGIC DIAGRAM



## FUNCTION TABLE

INPUTS			OUTPUT	
E	CP	D <sub>n</sub>	Q <sub>n</sub>	$\bar{Q}_n$
H	↑	X	NC	NC
L	↑	h	H	L
L	↑	l	L	H

## Notes to function table

- H = High-voltage level
- h = High state must be present one setup time before the low-to-high clock transition
- L = Low-voltage level
- l = Low state must be present one setup time before the low-to-high clock transition
- NC = No change
- X = Don't care
- ↑ = Low-to-high clock transition

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	-0.5 to +7.0	V
$V_{IN}$	Input voltage	-0.5 to +7.0	V
$I_{IN}$	Input current	-30 to +5	mA
$V_{OUT}$	Voltage applied to output in high output state	-0.5 to $V_{CC}$	V
$I_{OUT}$	Current applied to output in low output state	40	mA
$T_{amb}$	Operating free air temperature range	0 to +70	°C
$T_{stg}$	Storage temperature range	-65 to +150	°C

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{lk}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-1	mA
$I_{OL}$	Low-level output current			20	mA
$T_{amb}$	Operating free air temperature range	0		+70	°C

## Quad registers

74F379/74F379A

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
			MIN	TYP <sup>2</sup>	MAX	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, ±10%V <sub>CC</sub>	2.5			V
		V <sub>H</sub> = MIN, I <sub>OH</sub> = MAX, ±5%V <sub>CC</sub>	2.7	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, ±10%V <sub>CC</sub>		0.35	0.50	V
		V <sub>H</sub> = MIN, I <sub>OL</sub> = MAX, ±5%V <sub>CC</sub>		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>		-0.73	-1.2	V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V			100	μA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V			20	μA
I <sub>IL</sub>	Low-level input current	74F379 V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5V			-0.6	mA
		74F379A			-20	μA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX	-60		-150	mA
I <sub>CC</sub>	Supply current (total)	74F379 V <sub>CC</sub> = MAX		28	40	mA
		74F379A		29	42	mA

## Notes to DC electrical characteristics

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## AC ELECTRICAL CHARACTERISTICS FOR 74F379

SYMBOL	PARAMETER	TEST CONDITION	LIMITS				UNIT	
			T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>amb</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		
			MIN	TYP	MAX	MIN		MAX
f <sub>max</sub>	Maximum clock frequency	Waveform 1	100	120		90	MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn or Qn	Waveform 1	3.5 4.5	5.0 6.5	7.0 8.5	3.5 4.5	8.0 9.5	ns

## AC SETUP REQUIREMENTS FOR 74F379

SYMBOL	PARAMETER	TEST CONDITION	LIMITS				UNIT	
			T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>amb</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		
			MIN	TYP	MAX	MIN		MAX
t <sub>su</sub> (H) t <sub>su</sub> (L)	Setup time, high or low level Dn to CP	Waveform 2	3.0 3.0			3.0 3.0	ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, high or low level Dn to CP	Waveform 2	1.0 1.0			1.0 1.0	ns	
t <sub>su</sub> (H) t <sub>su</sub> (L)	Setup time, high or low level E to CP	Waveform 2	6.0 6.0			6.0 6.0	ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, high or low level E to CP	Waveform 2	0 0			0 0	ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse width, high or low	Waveform 1	4.0 5.0			4.0 5.0	ns	

# Quad registers

# 74F379/74F379A


## AC ELECTRICAL CHARACTERISTICS FOR 74F379A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>amb</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>	Maximum clock frequency	Waveform 1	175	200		155		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn or Qn	Waveform 1	2.0 4.0	3.5 5.5	6.5 8.0	2.0 3.5	7.0 8.5	ns

## AC SETUP REQUIREMENTS FOR 74F379A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>amb</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
t <sub>su</sub> (H) t <sub>su</sub> (L)	Setup time, high or low level Dn to CP	Waveform 2	3.0 3.0			3.5 3.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, high or low level Dn to CP	Waveform 2	0 0			0 0		ns
t <sub>su</sub> (H) t <sub>su</sub> (L)	Setup time, high or low level E to CP	Waveform 2	4.0 3.5			4.5 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, high or low level E to CP	Waveform 2	0 0			0 0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse width, high or low	Waveform 1	3.5 4.5			3.5 4.5		ns

## AC WAVEFORMS




### Notes to AC waveforms

1. For all waveforms, V<sub>M</sub> = 1.5V.
2. The shaded areas indicate when the input is permitted to change for predictable output performance.

# Quad registers

74F379/74F379A


## TEST CIRCUIT AND WAVEFORM



Test circuit for totem-pole outputs

**DEFINITIONS:**

- $R_L$  = Load resistor; see AC electrical characteristics for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



Input pulse definition

family	INPUT PULSE REQUIREMENTS					
	amplitude	$V_M$	rep. rate	$t_w$	$t_{TLH}$	$t_{THL}$
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns