

54ACT/74ACT825 8-Bit D Flip-Flop

General Description


The 'ACT825 is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multi-use control of the interface. The 'ACT825 has noninverting outputs and is fully compatible with AMD's Am29825.


Features


- Outputs source/sink 24 mA
- Inputs and outputs are on opposite sides
- 'ACT825 has TTL-compatible inputs
- Standard Military Drawing (SMD)
 - 'ACT825: 5962-91611

Logic Symbols


Connection Diagrams







Pin Names	Description
D ₀ -D ₇	Data Inputs
O ₀ -O ₇	Data Outputs
\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3	Output Enables
EN	Clock Enable
CLR	Clear
CP	Clock Input



Pin Assignment

TL/F/9895-4

FACT™ is a trademark of National Semiconductor. TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Functional Description

The 'ACT825 consists of eight D-type edge-triggered flipflops. These devices have TRI-STATE® outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With \overline{OE}_1 , \overline{OE}_2 and \overline{OE}_3 LOW, the contents of the flip-flops are available at the outputs. When one of \overline{OE}_1 , \overline{OE}_2 or \overline{OE}_3 is HIGH, the outputs go to the high impedance state.

Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops. The 'ACT825 has Clear (CLR) and Clock Enable (\overline{EN}) pins. These pins are ideal for parity bus interfacing in high performance systems.


When $\overline{\text{CLR}}$ is LOW and $\overline{\text{OE}}$ is LOW, the outputs are LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the flip-flops. When $\overline{\text{EN}}$ is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When $\overline{\text{EN}}$ is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

Function Table

		Inputs			Internal	Output	Function
ŌĒ	CLR	EN	СР	D _n	Q	0	Tanonon
Н	Χ	L	_	L	L	Z	High-Z
Н	Χ	L	_	Н	Н	Z	High-Z
Н	L	Χ	Χ	X	L	Z	Clear
L	L	Χ	Χ	X	L	L	Clear
Н	Н	Н	Χ	X	NC	Z	Hold
L	Н	Н	Χ	X	NC	NC	Hold
Н	Н	L	_	L	L	Z	Load
Н	Н	L		Н	Н	Z	Load
L	Н	L		L	L	L	Load
L	Н	L	_	Н	Н	Н	Load

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = ImmaterialZ = High Impedance
- = LOW-to-HIGH Transition
- NC = No Change

Logic Diagram



TL/F/9895-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.5V to 7.0VDC Input Diode Current (IIK)

 $V_{I} = -0.5V$ $V_{I} = V_{CC} + 0.5V$

+20 mA $-0.5\mbox{V}$ to $\mbox{V}_{\mbox{CC}} + 0.5\mbox{V}$ DC Input Voltage (V_I)

DC Output Diode Current (I_{OK})

 $\begin{aligned} V_O &= -0.5V \\ V_O &= V_{CC} + 0.5V \end{aligned}$ $-20 \, \text{mA}$ +20 mA DC Output Voltage (VO) +0.5VDC Output Source or Sink Current (IO) $\pm\,50~mA$

DC V_{CC} or Ground Current

Per Output Pin (I_{CC} or I_{GND}) $\pm\,50~mA$ Storage Temperature (T_{STG}) -65°C to +150°C

Junction Temperature (T_J)

CDIP 175°C PDIP 140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})

4.5V to 5.5V 'ACT Input Voltage (V_I) 0V to V_{CC} 0V to V_{CC} Output Voltage (V_O)

Operating Temperature (T_A)

 -40°C to $+85^{\circ}\text{C}$ 74ACT 54ACT -55°C to $+125^{\circ}\text{C}$

Minimum Input Edge Rate $(\Delta V/\Delta t)$

'ACT Devices

-20 mA

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

DC Electrical Characteristics

					54ACT	74ACT			
Symbol	Parameter	V _{CC} (V)			T _A = -55°C to +125°C	$T_A = T_A = -55^{\circ}C \text{ to } + 125^{\circ}C -40^{\circ}C \text{ to } + 85^{\circ}C$		Conditions	
			Тур		Guaranteed Limits				
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	>	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8		$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	>	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	٧	$\label{eq:VIN} \begin{split} ^*V_{\text{IN}} &= V_{\text{IL}} \text{or} V_{\text{IH}} \\ I_{\text{OH}} & -24 \text{mA} \\ & -24 \text{mA} \end{split}$	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	V	$I_{OUT} = 50 \mu A$	
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	>	$\label{eq:VIN} \begin{split} ^*V_{IN} &= V_{IL} \text{ or } V_{IH} \\ I_{OL} & 24 \text{ mA} \\ & 24 \text{ mA} \end{split}$	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μΑ	$V_I = V_{CC}$, GND	
l _{OZ}	Maximum TRI-STATE Current	5.5		±0.5	± 10.0	± 5.0	μΑ	$V_I = V_{IL}, V_{IH}$ $V_O = V_{CC}, GND$	
Ісст	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_I = V_{CC} - 2.1V$	
l _{OLD}	†Minimum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current	5.5			-50	-75	mA	$V_{OHD} = 3.85V Min$	
Icc	Maximum Quiescent Supply Current	5.5		8.0	160	80	μΑ	$V_{IN} = V_{CC}$ or GND	

^{*}All outputs loaded; thresholds on input associated with output under test.

Note: I_{CC} limit for 54ACT @ 25°C is identical to 74ACT @ 25°C.

[†]Maximum test duration 2.0 ms, one output loaded at a time.

74ACT 54ACT 74ACT $T_{A}=-55^{\circ}\mathrm{C}$ to $+\,125^{\circ}\mathrm{C}$ $\begin{aligned} \mathbf{T_A} &= -40^{\circ}\mathbf{C} \\ \mathbf{to} &+ 85^{\circ}\mathbf{C} \end{aligned}$ V_{CC}* $T_A = +25^{\circ}C$ Symbol Parameter Units

Syllibol	raiametei	(V)	$C_L = 50 pF$			$C_L = 50 \text{ pF}$		C _L = 50 pF		
			Min	Тур	Max	Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency	5.0	120	158		95		109		MHz
t _{PLH}	Propagation Delay CP to O _n	5.0	1.5	5.5	9.5	1.5	11.5	1.5	10.5	ns
t _{PHL}	Propagation Delay CP to O _n	5.0	2.0	5.5	9.5	1.5	11.5	1.5	10.5	ns
t _{PHL}	Propagation Delay CLR to On	5.0	2.5	8.0	13.5	1.5	18.0	2.0	15.5	ns
t _{PZH}	Output Enable Time OE to On	5.0	1.5	6.0	10.5	1.5	11.5	1.5	11.5	ns
t _{PZL}	Output Enable Time OE to On	5.0	2.0	6.5	11.0	1.5	12.5	1.5	12.0	ns
t _{PHZ}	Output Disable Time OE to On	5.0	1.5	6.5	11.0	1.5	13.5	1.5	12.0	ns
t _{PLZ}	Output Disable Time OE to On	5.0	1.5	6.0	10.5	1.5	13.0	1.5	11.5	ns
	OE to On	5.0	1.5	6.0	10.5	1.5	13.0	1.5	11.5	ľ

^{*}Voltage Range 5.0 is 5.0V ± 0.5 V

AC Operating Requirements

AC Electrical Characteristics

			74/	ACT	54ACT	74ACT	
Symbol	Parameter	V _{CC} * (V)	$egin{aligned} \mathbf{T_A} = +25^{\circ}\mathbf{C} \ \mathbf{C_L} = 50\ \mathbf{pF} \end{aligned}$		$T_{ extsf{A}} = -55^{\circ} extsf{C}$ $ extsf{to} + 125^{\circ} extsf{C}$ $ extsf{C}_{ extsf{L}} = 50 ext{ pF}$	$T_{ extsf{A}} = -40^{\circ} extsf{C}$ $ extsf{to} + 85^{\circ} extsf{C}$ $ extsf{C}_{ extsf{L}} = 50 ext{ pF}$	Units
			Тур		Guaranteed Mini		
t _s	Setup Time, HIGH or LOW D _n to CP	5.0	0.5	2.5	2.5 4.0 2.5		ns
t _h	Hold Time, HIGH or LOW D _n to CP	5.0	0	2.5	2.5	2.5	ns
t _s	Setup Time, HIGH or LOW EN to CP	5.0	0	2.0	4.0	2.5	ns
t _h	Hold Time, HIGH or LOW EN to CP	5.0	0	1.0	2.0	1.0	ns
t _w	CP Pulse Width HIGH or LOW	5.0	2.5	4.5	6.0	5.5	ns
t _w	CLR Pulse Width, LOW	5.0	3.0	5.5	7.0	5.5	ns
t _{rec}	CLR to CP Recovery Time	5.0	1.5	3.5	4.5	4.0	ns


^{*}Voltage Range 5.0 is 5.0V $\pm 0.5 \text{V}$

Capacitance


Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C _{PD}	Power Dissipation Capacitance	44	pF	V _{CC} = 5.0V


Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



Physical Dimensions inches (millimeters)








24 Lead Slim (0.300" Wide) Plastic Dual-In-Line (SP) NS Package Number N24C

Physical Dimensions inches (millimeters) (Continued)

Lit. # 114637



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649

Fax: (81-41) 35-1

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1.7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Fkon; Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998