ECL 10KH High-Speed Emitter-Coupled Logic Family MC10H131

Dual Master-Slave Type D Flip-Flop

Features/Benefits

- Propagation delay, 1 ns typical
- Power dissipation, 235 mW typical
- Noise margin of 150 mV
- Voltage compensated
- ECi. 10K-compatible

Description

The MC10H131 is a member of Monolithic Memories' ECL family. The MC10H131 is a dual master-slave D-type flip-flop. Asynchronous Set (S) and Reset (R) override Clock (CC) and Clock Enable (CE) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking fuction. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the controlling input(s). A change in the information present at the data (D) input will not affect the data output at any other time due to master slave construction.

This ECL 10KH part is a functional/pinout duplication of the standard ECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in power supply current.

Function Tables

R-S TRUTH TABLE

R	S	Q _{n + 1}
L	L	Qn
L	н	Н
Н	L	L
Н	Н	N.D.

N.D. = Not Defined.

CLOCKED TRUTH TABLE

С	D	Q _{n + 1}
L	х	Q _n
Hİ	L	L
Hİ	Н	Н


X = Don't Care.

Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE	
MC10H131	J,N,NL(20)	Com	

Logic Diagram

MC10H131 **Dual Master-Slave Type D Flip-Flop**



> : denotes edge triggered clock

Pin Configurations

MC10H131


Dual Master-Slave Type D	Fli	p-Fl	ор		MC10H131		
V _{CC1} 1	16	vcc	2	3	2 1 20		
Q1 2	15	Q2	4	Q1 Q1	VCC1 NC VCC2	Q2 Q2 18	3
<u>م</u> 3	14	Q2	5	R1	ECL10KH	R2 17	Ī
R1 4	13	R2	6	NC	DUAL M-S TYPE	NC 16]
S1 5	12	S2	7	S1	D FF	S2 15	3
CE1 B	Ξ	CE2	8	CÉ1		CE2 14]
D1 7	10	D2		9	VEE NC CC	13	
VEE 8	9	СС					


Portions of this Data Sheet reproduced with the courtesy of Motorola Inc.


TWX: 910-338-2376


C = CE + CC

Switching Time Comparison ECL 10KH versus ECL 10K









NOTE: t_f and t_f measured from the 20% to the 80% level of the output signal swing. t_{pd} is measured from the 50% level of the input to the 50% level of the output.

14