3.3V CMOS Static RAM for Automotive Applications 4 Meg (256K x 16-Bit)

IDT71V416YS IDT71V416YL

Features

- 256K x 16 advanced high-speed CMOS Static RAM
- JEDEC Center Power / GND pinout for reduced noise.
- Equal access and cycle times
 - Automotive: 12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 3.3V power supply
- Available in 44-pin, 400 mil plastic SOJ package and a 44pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.


Description

The IDT71V416 is a 4,194,304-bit high-speed Static RAM organized as 256K x 16. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs and automotive applications.

The IDT71V416 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V416 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V416 is packaged in a 44-pin, 400 mil Plastic SOJ and a 44-pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mmpackage.


Functional Block Diagram



DECEMBER 2004

©2004 Integrated Device Technology, Inc. DSC-6817/00

Pin Configurations - SOJ/TSOP



6817 drw 02 *Pin 28 can either be a NC or connected to Vss

Top View

Pin Configurations - 48 BGA

	1	2	3	4	5	6
Α	BLE	ŌĒ	Ao	A 1	A 2	NC
В	I/O ₀	BHE	Аз	A ₃ A ₄ $\overline{\text{CS}}$		I/O8
С	I/O ₁	I/O ₂	A 5	A 6	I /O10	I/O ₉
D	Vss	I/O3	A 17	A 7	VO11	VDD
Ε	VDD	I/O4	NC	A 16	V O12	Vss
F	I/O ₆	I/O ₅	A 14	A 15	I /O13	I/O14
G	I /O ₇	NC	A 12	A 13	WE	I/O ₁₅
Н	NC	A8	А9	A 10	A 11	NC

6817 tbl 11

Pin Descriptions

A0 - A17	Address Inputs	Input
CS	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
I/O0 - I/O15	Data Input/Output	VO.
VDD	3.3V Power	Pwr
Vss	Ground	Gnd

6817 tbl 01

Truth Table(1)

<u>cs</u>	ŌĒ	WE	BLE	BHE	1/00-1/07	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected - Standby
L	L	Н	L	Н	DATAout	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAout	High Byte Read
L	L	Н	L	L	DATAout	DATAout	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

1. $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

6817 tbl 03

Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit
VDD	Supply Voltage Relative to Vss	-0.5 to +4.6	V
Vin, Vout	Terminal Voltage Relative to Vss	-0.5 to VDD+0.5	V
TBIAS	Temperature Under Bias	-55 to +125	۰C
TJ	Junction Temperature Range	-40 to +150	۰C
Tstg	Storage Temperature	-65 to +150	۰C
Рт	Power Dissipation	1	W
Іоит	DC Output Current	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

SOJ/TSOP Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	8	pF

6817 tbl 02

6817 tbl 04

48 BGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

NOTE: 6817 lbl 02t

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	V DD
Automotive Grade 1	-40°C to +125°C	0V	See Below
Automotive Grade 2	-40°C to +105°C	0V	See Below
Automotive Grade 3	-40°C to +85°C	0V	See Below
Automotive Grade 4	0°C to +70°C	0V	See Below

6817 tbl 05


Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage	2.0	_	V _{DD} +0.3 ⁽¹⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	٧

NOTE: 6817 tbl 06

 Refer to maximum overshoot/undershoot diagram below. The measured voltage at device pin must not exceed half sinusoidal wave with 2V peak and half period of 2ns.

Maximum Overshoot/Undershoot



^{1.} This parameter is guaranteed by device characterization, but not production tested.

DC Electrical Characteristics

(VDD = Min. to Max., Automotive Temperature Ranges)

				IDT7		
Symbol	Parameter	Test Conditions	Temperature Grade	Min.	Max.	Unit
lled broad badana Compat		Von May Vin Von to Von	1 and 2	-	5	
lu	Input Leakage Current	VDD = Max., VIN = VSS to VDD	3 and 4	_	1	μA
lli al	Output Lockogo Current	Van May CC Van Van Van ta Van	1 and 2	_	5	^
ILO	Output Leakage Current	$V_{DD} = Max., \overline{CS} = V_{IH}, V_{OUT} = V_{SS} \text{ to } V_{DD}$	3 and 4	_	1	μA
Vol	Output Low Voltage	Iol = 8mA, Vdd = Min.		_	0.4	V
Vон	Output High Voltage	Юн = -4mA, VDD = Min.		2.4	_	V

6817 tbl 07

DC Electrical Characteristics(1, 2, 3)

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V, Automotive Temperature Ranges)

•	• •						,						
Symbol	Parameter				71V416S/L12			71V416S/L15			71V416S/L20		
				Automotive Grade			Automotive Grade			Automotive Grade			Unit
				1	2	3 and 4	1	2	3 and 4	1	2	3 and 4	
		S	Max.	130	120	110	125	115	105	120	110	100	
	Dynamic Operating Current CS < VLc, Outputs Open, VDD = Max., f = fmax(3)		Max.	120	110	100	115	105	95	110	100	90	mA
	CS VCC, Outputs Open, VDD = Iviax., I = IMAX.	L	Typ. ⁽⁴⁾	85	85	85	80	80	80	80	80	80	
Isa	Dynamic Standby Power Supply Current	S	Max.	65	65	65	55	55	50	50	50	50	mA
IZR	$CS \ge VHC$, Outputs Open, $VDD = Max.$, $f = fMax^{(3)}$	L	Max.	50	50	45	45	45	40	40	40	40	IIIA
	Full Standby Power Supply Current (static)	S	Max.	20	20	20	20	20	20	20	20	20	m A
	CS \geq VHc, Outputs Open, VDD = Max., f = 0 ⁽³⁾ L Max.		Max.	10	10	10	10	10	10	10	10	10	mA

NOTES: 6817 tbl 8

- 1. All values are maximum guaranteed values.
- 2. All inputs switch between 0.2V (Low) and VDD -0.2V (High).
- 3. $f_{MAX} = 1/t_{RC}$ (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.
- 4. Typical values are measured at 3.3V, 25°C and with equal read and write cycles. This parameter is guaranteed by device characterization but is not production tested.

AC Test Loads




Figure 1. AC Test Load





Figure 3. Output Capacitive Derating



*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	Figures 1,2 and 3

6817 tbl 09

AC Electrical Characteristics


(VDD = Min. to Max., Automotive Temperature Ranges)

		71V41	6S/L12	71V41	6S/L15	71V41		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	12	_	15		20		ns
taa	Address Access Time	_	12		15		20	ns
tacs	Chip Select Access Time	_	12		15		20	ns
tclz ^(1,2)	Chip Select Low to Output in Low-Z	4	_	4		4		ns
tchz ^(1,2)	Chip Select High to Output in High-Z	_	6		7		8	ns
toe	Output Enable Low to Output Valid	_	6		7		8	ns
tolz ^(1,2)	Output Enable Low to Output in Low-Z	0	_	0		0	_	ns
tohz ^(1,2)	Output Enable High to Output in High-Z	_	6	_	7		8	ns
toн	Output Hold from Address Change	4	_	4	_	4	_	ns
tBE	Byte Enable Low to Output Valid	_	6	_	7	_	8	ns
tBLZ ^(1,2)	Byte Enable Low to Output in Low-Z	0	_	0		0	_	ns
tBHZ ^(1,2)	Byte Enable High to Output in High-Z	_	6	_	7		8	ns
tpu ⁽³⁾	Chip Select Low to Power Up	0	_	0		0		ns
tPD ⁽³⁾	Chip Select High to Power Down	_	12		15		20	ns
WRITE CYCLE		•	•	•	•	•	•	•
twc	Write Cycle Time	12	_	15		20		ns
taw	Address Valid to End of Write	8	_	10		10		ns
tcw	Chip Select Low to End of Write	8		10		10		ns
tbw	Byte Enable Low to End of Write	8	_	10		10		ns
tas	Address Set-up Time	0	_	0		0		ns
twr	Address Hold from End of Write	0	_	0		0		ns
twp	Write Pulse Width	8	_	10		10	_	ns
tow	Data Valid to End of Write	6		7		8	_	ns
tон	Data Hold Time	0	-	0		0		ns
tow ^(1,2)	Write Enable High to Output in Low-Z	3	—	3		3		ns
twhz ^(1,2)	Write Enable Low to Output in High-Z	_	7		7		8	ns

NOTES: 6817 tbl 10


- 1. At any given temperature and voltage condition, tCHZ is less than tCLZ, tOHZ is less than tOLZ, and tWHZ is less than tOW for any given device.
- 2. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
- 3. This parameter is guaranteed by design and not production tested.

Timing Waveform of Read Cycle No. 1(1,2,3)



- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS is LOW.
- 3. $\overline{\text{OE}}$, $\overline{\text{BHE}}$, and $\overline{\text{BLE}}$ are LOW.


Timing Waveform of Read Cycle No. 2⁽¹⁾



NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of $\overline{\text{CS}}$, $\overline{\text{BHE}}$, or $\overline{\text{BLE}}$ transition LOW; otherwise tax is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,3)




Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)(1,3)



NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
- 2. During this period, I/O pins are in the output state, and input signals must not be applied.
- 3. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.

Ordering Information



Datasheet Document History

Rev **Date Description** <u>Page</u> 12/17/04 Released Automotive datasheet 0 p. 1-8



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road

San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775

www.idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

for Tech Support: ipchelp@idt.com 800-345-7015