

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

November 1988

Revised October 2000



74AC646 • 74ACT646 Octal Transceiver/Register with 3-STATE Outputs

General Description

The AC/ACT646 consist of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). The four fundamental data handling functions available are illustrated in Figures 1, 2, 3, and Figure 4.

Features


- Independent registers for A and B buses
- Multiplexed real-time and stored data transfers
- 3-STATE outputs
- 300 mil dual-in-line package
- Outputs source/sink 24 mA
- ACT646 has TTL compatible inputs

Ordering Code:


Order Number	Package Number	Package Description
74AC646SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74AC646SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74ACT646SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACT646SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description
A ₀ -A ₇	Data Register A Inputs
	Data Register A Outputs
B ₀ -B ₇	Data Register B Inputs
	Data Register B Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
G	Output Enable Input
DIR	Direction Control Input

FACT™ is a trademark of Fairchild Semiconductor Corporation.


Function Table

Inputs				Data I/O (Note 1)				
G	DIR	СРАВ	СРВА	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇	Function
Н	Х	H or L	H or L	Х	Х			Isolation
Н	Χ	~	Χ	X	Χ	Input	Input	Clock A _n Data into A Register
Н	Χ	Χ	~	X	Χ			Clock B _n Data into B Register
L	Н	Х	Х	L	Х	,		A _n to B _n —Real Time (Transparent Mode)
L	Н	~	Х	L	Χ	Input	Output	Clock A _n Data into A Register
L	Н	H or L	Χ	Н	Χ			A Register to B _n (Stored Mode)
L	Н	~	Х	Н	Χ			Clock A _n Data into A Register and Output to B _n
L	L	Х	Х	Х	L			B _n to A _n —Real Time (Transparent Mode)
L	L	Χ	~	Х	L	Output	Input	Clock B _n Data into B Register
L	L	Χ	H or L	X	Н			B Register to A _n (Stored Mode)
L	L	Х	~	Х	Н			Clock B _n Data into B Register and Output to A _n


H = HIGH Voltage Level L = LOW Voltage Level

Note 1: The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.


Real Time Transfer A-Bus to B-Bus




Storage from Bus to Register



Real Time Transfer B-Bus to A-Bus



Transfer from Register to Bus



Logic Diagram CPAB-1 OF 8 CHANNELS TO 7 OTHER CHANNELS Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

DC Input Diode Current (I_{IK})

 $\begin{array}{ccc} \text{V}_{\text{I}} = -0.5\text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5\text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V_{\text{I}})} & -0.5\text{V to V}_{\text{CC}} + 0.5\text{V} \\ \end{array}$

DC Output Diode Current (I_{OK})

 $\begin{aligned} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{aligned}$

DC Output Voltage (V $_{\rm O}$) $-0.5 \mbox{V to V}_{\rm CC} + 0.5 \mbox{V}$

DC Output Source

or Sink Current (I_O) $\pm 50 \text{ mA}$

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ± 50 mA Storage Temperature (T_{STG}) -65°C to $+150^{\circ}\text{C}$

Junction Temperature (T_J)

PDIP 140°

Recommended Operating Conditions

Supply Voltage (V_{CC})

 $\begin{array}{lll} AC & 2.0 V \text{ to } 6.0 V \\ ACT & 4.5 V \text{ to } 5.5 V \\ & \text{Input Voltage (V_I)} & 0 V \text{ to } V_{CC} \\ Output Voltage (V_O) & 0 V \text{ to } V_{CC} \\ \end{array}$

Operating Temperature (T_A) -40°C to +85°C Minimum Input Edge Rate ($\Delta V/\Delta t$)

AC Devices

 $V_{\mbox{\footnotesize{IN}}}$ from 30% to 70% of $V_{\mbox{\footnotesize{CC}}}$

 $V_{CC} @ 3.3V, 4.5V, 5.5V$ 125 mV/ns

Minimum Input Edge Rate ($\Delta V/\Delta t$)

ACT Devices

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/

140°C Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics for AC

Symbol	Parameter	V _{CC}	T _A =	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol	Parameter	(V)	Тур	Gu	aranteed Limits	Units		
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		V _{OUT} = 0.1V	
	Input Voltage	4.5	2.25	3.15	3.15	V	or V _{CC} – 0.1V	
		5.5	2.75	3.85	3.85			
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		V _{OUT} = 0.1V	
	Input Voltage	4.5	2.25	1.35	1.35	V	or V _{CC} – 0.1V	
		5.5	2.75	1.65	1.65			
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9			
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$	
		5.5	5.49	5.4	5.4			
							$V_{IN} = V_{IL}$ or V_{IH}	
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 3)}$	
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1			
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$	
		5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL}$ or V_{IH}	
		3.0		0.36	0.44		I _{OH} = 12 mA	
		4.5		0.36	0.44	V	I _{OL} = 24 mA	
		5.5		0.36	0.44		I _{OH} = 24 mA (Note 3)	
I _{IN} (Note 5)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 4)	5.5			-75	mA	V _{OHD} = 3.85V Min	
I _{CC} (Note 5)	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND	
I _{OZT}	Maximum I/O						V_{I} (OE) = V_{IL} , V_{IH}	
	Leakage Current	5.5		±0.6	±6.0	μΑ	$V_I = V_{CC}$, GND	
							$V_O = V_{CC}$, GND	

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

DC Electrical Characteristics for ACT $T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ V_{CC} Symbol Conditions Parameter Units Guaranteed Limits (V) Тур $V_{OUT} = 0.1V$ V_{IH} Minimum HIGH Level 4.5 1.5 5.5 1.5 2.0 2.0 or V_{CC} – 0.1V Maximum LOW Level V_{IL} 4.5 1.5 8.0 0.8 V_{OUT} = 0.1V Input Voltage 5.5 0.8 or $V_{CC} - 0.1V$ 1.5 0.8 Minimum HIGH Level 4.5 4.49 4.4 4.4 V_{OH} $I_{OUT} = -50 \ \mu A$ Output Voltage 5.5 5.49 5.4 5.4 $V_{IN} = V_{IL}$ or V_{IH} 4.5 3.86 3.76 I_{OH}= -24 mA 4.86 I_{OH}= -24 mA (Note 6) 5.5 4.76 V_{OL} Maximum LOW Level 4.5 0.001 0.1 0.1 $I_{OUT} = 50 \; \mu A$ Output Voltage 0.1 $V_{IN} = V_{IL}$ or V_{IH} 4.5 0.36 0.44 I_{OL}= 24 mA 5.5 0.36 I_{OL} = 24 mA (Note 6) 0.44 Maximum Input I_{IN} 5.5 ± 0.1 ± 1.0 $V_I = V_{CC}$, GND μΑ Leakage Current I_{CCT} Maximum 5.5 0.6 1.5 $V_I = V_{CC} - 2.1 V \,$ mΑ I_{CC}/Input V_{OLD} = 1.65V Max Minimum Dynamic 5.5 75 I_{OLD} mΑ V_{OHD} = 3.85V Min Output Current (Note 7) 5.5 I_{OHD} $V_{IN} = V_{CC}$ Maximum Quiescent I_{CC} 5.5 8.0 80.0 or GND Supply Current V_{I} (OE) = V_{IL} , V_{IH} Maximum I/O I_{OZT} Leakage Current 5.5 ±0.6 ±6.0 $V_I = V_{CC}$, GND μΑ

Note 6: All outputs loaded; thresholds on input associated with output under test.

Note 7: Maximum test duration 2.0 ms, one output loaded at a time.

 $V_O = V_{CC}$, GND

AC Electrical Characteristics for AC T_A = -40°C to +85°C V_{CC} $T_A = +25^{\circ}C$ $C_L = 50 \ pF$ Symbol $C_L = 50 \text{ pF}$ Parameter (V) Units Min (Note 8) Max Min Max Тур Propagation Delay 3.3 4.0 10.5 16.5 3.0 18.5 ns 5.0 7.5 12.0 2.0 13.0 Propagation Delay 3.3 3.0 9.5 14.5 2.5 16.0 t_{PHL} Clock to Bus 5.0 2.0 6.5 10.5 1.5 11.5 Propagation Delay 2.5 2.0 t_{PLH} 3.3 7.5 12.0 13.5 ns Bus to Bus 5.0 1.5 5.0 8.0 1.0 9.0 Propagation Delay 3.3 1.5 7.5 12.5 1.5 13.5 t_{PHL} Bus to Bus 5.0 1.5 5.0 9.0 1.0 9.5 Propagation Delay 2.0 13.5 15.5 t_{PLH} 3.3 8.5 1.5 SBA or SAB to A_n or B_n 5.0 1.5 6.0 10.0 1.5 11.0 ns (w/ A_n or B_n HIGH or LOW) Propagation Delay 3.3 1.5 t_{PHL} SBA or SAB to An or Bn 1.5 6.0 (w/ A_n or B_n HIGH or LOW) 12.5 Enable Time 3.3 2.5 7.0 11.5 2.0 t_{PZH} ns \overline{G} to A_n or B_n 5.0 1.5 5.0 8.5 1.5 9.0 Enable Time 3.3 2.5 12.5 14.0 t_{PZL} $\overline{\mathsf{G}}$ to A_n or B_n 5.0 1.5 5.5 9.0 1.5 10.0 Disable Time 3.3 3.0 8.0 12.5 2.5 13.5 t_{PHZ} ns \overline{G} to A_n or B_n 5.0 2.0 6.5 10.0 2.0 11.0 Disable Time 3.3 2.0 7.5 12.0 2.0 13.5 t_{PLZ} $\overline{\mathsf{G}}$ to A_n or B_n 10.5 **Enable Time** 3.3 2.0 6.5 11.0 1.5 t_{PZH} 12.0 DIR to A_n or B_n 5.0 1.5 5.0 7.5 1.0 8.5 **Enable Time** 3.3 2.5 7.0 11.5 2.0 13.0 t_{PZL} ns DIR to A_n or B_n 5.0 1.5 5.0 9.0 8.0 1.0 t_{PHZ} Disable Time 3.3 2.5 7.5 11.5 1.5 12.5 ns DIR to A_n or B_n 5.0 1.5 5.5 9.5 1.5 10.0 1.5 12.0 13.5 t_{PLZ} Disable Time 3.3 7.5 1.5 ns

AC Operating Requirements for AC

Symbol	Parameter	V _{CC} (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	Units	
		(Note 9)	Тур	Guai	ranteed Minimum		
t _S	Setup Time, HIGH or LOW	3.3	2.0	5.0	5.5	ns	
	Bus to Clock	5.0	1.5	4.0	4.5	115	
t _H	Hold Time, HIGH or LOW	3.3	-1.5	0	0	ns	
	Bus to Clock	5.0	-0.5	0.5	1.0		
t _W	Clock Pulse Width	3.3	2.0	3.5	4.5	ns	
	HIGH or LOW	5.0	2.0	3.5	3.5	115	

5.5

9.5

10.5

Note 9: Voltage Range 3.3 is $3.3V \pm 0.3V$ Voltage Range 5.0 is $5.0V \pm 0.5V$

	Parameter	V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol		(V)	$C_L = 50 \text{ pF}$			$C_L = 50 \text{ pF}$		Units
		(Note 10)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay Clock to Bus	5.0	3.5	12.0	14.5	3.0	16.0	ns
t _{PHL}	Propagation Delay Clock to Bus	5.0	4.0	12.0	14.5	3.5	16.0	ns
t _{PLH}	Propagation Delay Bus to Bus	5.0	3.0	8.5	10.5	2.5	11.5	ns
t _{PHL}	Propagation Delay Bus to Bus	5.0	2.5	8.5	10.5	2.0	11.5	ns
t _{PLH}	Propagation Delay SBA or SAB to A _n to B _n (w/A _n or B _n , HIGH or LOW)	5.0	3.0	9.5	11.5	2.5	12.5	ns
t _{PHL}	Propagation Delay SBA or SAB to A _n to B _n (w/A _n or B _n , HIGH or LOW)	5.0	3.0	9.5	11.5	2.5	12.5	ns
t _{PZH}	Enable Time G to A _n or B _n	5.0	2.0	9.0	11.0	1.5	12.0	ns
t _{PZL}	Enable Time G to A _n or B _n	5.0	3.5	9.0	11.0	3.0	12.0	ns
t _{PHZ}	Disable Time G to A _n or B _n	5.0	5.0	10.5	13.0	4.5	14.5	ns
t _{PLZ}	Disable Time G to A _n or B _n	5.0	3.5	10.0	12.5	3.0	14.0	ns
t _{PZH}	Enable Time DIR to A _n or B _n	5.0	2.0	6.5	10.5	1.5	11.5	ns
t _{PZL}	Enable Time DIR to A _n or B _n	5.0	3.5	6.5	10.5	3.0	11.5	ns
t _{PHZ}	Disable Time DIR to A _n or B _n	5.0	5.0	8.5	12.5	4.5	13.5	ns
t _{PLZ}	Disable Time DIR to A _n or B _n	5.0	3.5	8.5	12.5	3.0	13.5	ns

Note 10: Voltage Range 5.0 is 5.0V ± 0.5V


AC Operating Requirements for ACT


Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	Units
		(Note 11)	Тур	Gua	ranteed Minimum	
t _S	Setup Time, HIGH or LOW BUS to Clock	5.0	2.5	7.0	8.0	ns
t _H	Hold Time, HIGH or LOW Bus to Clock	5.0	0	2.5	2.5	ns
t _W	Clock Pulse Width HIGH or LOW	5.0	4.5	7.0	8.0	ns

Note 11: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{I/O}	Input/Output Capacitance	15.0	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	60.0	pF	$V_{CC} = 5.0V$





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com