




LOW POWER SCHOTTKY INTEGRATED CIRCUITS

67C 16351 D T-61-21-53


8-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

DESCRIPTION

The TTL/MSI T54LS251/T74LS251 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS251 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.



B1
Plastic Package



D1/D2
Ceramic Package



M1
Micro Package



C1
Plastic Chip Carrier


ORDERING NUMBERS:

T54LS251 D2 T74LS251 C1
T74LS251 D1 T74LS251 M1
T74LS251 B1

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELCT LOGIC DECODING
- INVERTING AND NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN CONNECTION (top view)

DUAL IN LINE



PC-0139

CHIP CARRIER




PC-0141

NC = No Internal Connection


PIN NAMES

S_0-S_2	Select Input
\bar{E}_0	Output Enable (Active LOW) Input
I_0-I_7	Multiplexer Inputs
Z	Multiplexer Outputs
\bar{Z}	Complementary Multiplexer Output



67C 16352 D T-61-21-53

LOGIC SYMBOL AND LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 7	V
V _I	Input Voltage, Applied to Input	-0.5 to 15	V
V _O	Output Voltage, Applied to Output	-0.6 to 5.5	V
I _I	Input Current, Into Inputs	-30 to 5	mA
I _O	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGES

Part Numbers	Supply Voltage			Temperature
	Min	Typ	Max	
T54LS251D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS251XX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX = package type.



FUNCTIONAL DESCRIPTION

The LS251 is a logical implementation of a single pole, 8-position switch the swith position controlled by the state of three Select inputs, S₀, S₁, S₂. Both as-

sertion and negation outputs are provided. The Output Enable input (E₀) is active LOW. When it is activated, the logic function provided a the output is:

$$Z = \bar{E}_0 \cdot (I_0 \cdot \bar{S}_0 \cdot \bar{S}_1 \cdot \bar{S}_2 + I_1 \cdot S_0 \cdot \bar{S}_1 \cdot \bar{S}_2 + I_2 \cdot \bar{S}_0 \cdot S_1 \cdot \bar{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \bar{S}_2 + I_4 \cdot \bar{S}_0 \cdot \bar{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \bar{S}_1 \cdot S_2 + I_6 \cdot \bar{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2)$$

When the output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one, device

must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Outputs Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltage.

TRUTH TABLE

E ₀	S ₂	S ₁	S ₀	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	Z̄	Z
H	X	X	X	X	X	X	X	X	X	X	X	(Z)	(Z)
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	L	X	X	X	X	X	X	H	L
L	L	L	H	X	H	X	X	X	X	X	X	L	H
L	L	H	L	X	X	L	X	X	X	X	X	H	L
L	L	H	L	X	X	H	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	H	L
L	L	H	H	X	X	X	H	X	X	X	X	L	H
L	H	L	L	X	X	X	X	L	X	X	X	H	L
L	H	L	L	X	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	X	X	X	L	X	X	H	L
L	H	L	H	X	X	X	X	X	H	X	X	L	H
L	H	H	L	X	X	X	X	X	X	L	X	H	L
L	H	H	L	X	X	X	X	X	X	H	X	L	H
L	H	H	H	X	X	X	X	X	X	X	L	H	L
L	H	H	H	X	X	X	X	X	X	X	H	L	H

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 (Z) = High Impedance (Off)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Conditions (Note 1)	Units
		Min.	Typ.	Max.		
V _{IH}	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage for all Inputs	V
V _{IL}	Input LOW Voltage	54		0.7	Guaranteed Input LOW Voltage for all Inputs	V
		74		0.8		
V _{CD}	Input Clamp Diode Voltage		-0.65	-1.5	V _{CC} = MIN, I _{IN} = -18mA	V
V _{OH}	Output HIGH Voltage	54	2.5	3.4	I _{OH} = 1.0mA	V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.4	I _{OL} = 2.6mA	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	I _{OL} = 4.0mA	V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	0.35	0.5	I _{OL} = 8.0mA	
I _{OZH}	Output Off Current HIGH			20	V _{CC} = MAX, V _{OUT} = 2.7V, V _E = 2.0V	μA
I _{OZL}	Output Off Current LOW			-20	V _{CC} = MAX, V _{OUT} = 0.4V, V _E = 2.0V	μA
I _{IH}	Input HIGH Current		1.0	20	V _{CC} = MAX, V _{IN} = 2.7V	μA mA
				0.1	V _{CC} = MAX, V _{IN} = 7.0V	
I _{IL}	Input LOW Current			-0.4	V _{CC} = MAX, V _{IN} = 0.4V	mA
I _{OS}	Output Short Circuit Current (Note 2)	-20		-100	V _{CC} = MAX, V _{OUT} = 0V	mA
I _{CC}	Power Supply Current Outputs LOW Outputs Off		6.0	10	V _{CC} = MAX, V _{OUT} = 4.5V, V _E = 0V	mA
			7.0	12	V _{CC} = MAX, V _{OUT} = 4.5V, V _E = 4.5V	

AC CHARACTERISTICS: (T_A = 25°C)

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
t _{PLH}	Propagation Delay, Select to Z Output		20	33	Fig. 1	ns
t _{PHL}			21	33		
t _{PLH}	Propagation Delay, Select to Z Output		28	45	Fig. 2	ns
t _{PHL}			28	45		
t _{PLH}	Propagation Delay, Data to Z Output		10	15	Fig. 1	ns
t _{PHL}			9.0	15		
t _{PLH}	Propagation Delay, Data to Z Output		17	28	Fig. 1	ns
t _{PHL}			18	28		
t _{PZH}	Output Enable Time to Z Output		17	27	Figs. 4,5	ns
t _{PZL}			24	40		
t _{PZH}	Output Enable Time to Z Output		30	45	Figs. 3,5	ns
t _{PZL}			26	40		
t _{PHZ}	Output Disable Time to Z Output		37	55	Figs. 3,5	ns
t _{PLZ}			15	25		
t _{PHZ}	Output Disable Time to Z Output		30	45	Figs. 4,5	ns
t _{PLZ}			15	25		

- Notes:
- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 - 2) Not more than one output should be shorted at a time.
 - 3) Typical values are at V_{CC} = 5.0V, T_A = 25°C



3-STATE AC WAVEFORMS AC LOAD CIRCUIT

Fig. 1




Fig. 2




Fig. 3




Fig. 4







Fig. 5





SWITCHING POSITIONS

Symbol	SW1	SW2
t_{PHZ}	Open	Closed
t_{PZL}	Closed	Open
t_{PLZ}	Closed	Closed
t_{PHZ}	Closed	Closed



14-LEAD PLASTIC DIP



14-LEAD CERAMIC DIP





16-LEAD PLASTIC DIP





Packages

67C 16545 D T-90-20



16-LEAD CERAMIC DIP





20-LEAD PLASTIC DIP





20-LEAD CERAMIC DIP





24-LEAD PLASTIC DIP



24-LEAD CERAMIC DIP



CHIP CARRIER 20 LEAD PLASTIC





Packages

67C 16547



D

T-90-20

14-LEAD PLASTIC DIP MICROPACKAGE



16-LEAD PLASTIC DIP MICROPACKAGE



NOTE: FOR 20-LEAD PLASTIC DIP MICROPACKAGE CONTACT SGS

Surface Mounted

67C 16548

D

T-90-20

One possible solution to the important problem of PWB minimization, is that of using surface mounted components. Integrated circuits in SO (Small Outline) packages are made up of standard chips mounted in very small plastic packages. The advantages given by using these devices are:

PWB Reduction

This is by far the most important advantage since the reduction of PWB size varies from 40 to 60% in comparison with standard board types. (See page 584 for package dimensions.)

Assembly Cost Reduction

SO Devices require no preliminary operation prior to mounting and can therefore be easily utilized in fully automatic equipment.

Increasing Reliability

The following characteristics lead to a higher level of reliability with respect to their standard packaged counter parts:

- The mounting system is fully automatic
- PWB number and the interconnections between them are reduced when the same number of devices are used.
- The high density of components on the board makes it thermally much more stable.

Noise Reduction and Improved Frequency Response

The reduction of the length of the connecting wires between the leads and the silicon guarantees a more homogeneous propagation delay between the external pins, with respect to the standard type.

Assembly Without Board Holes

The devices are placed on the board and soldered. This technology permits a higher level of tolerance in the positioning (automatic) of the device. For the standard DIP types this must be done with great accuracy due to the insertion of the leads into their holes.

