



**NDS356P****P-Channel Logic Level Enhancement Mode Field Effect Transistor****General Description**

These P-Channel logic level enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as notebook computer power management, portable electronics, and other battery powered circuits where fast high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

**Features**

- -1.1 A, -20V.  $R_{DS(ON)} = 0.3\Omega$  @  $V_{GS} = -4.5V$ .
- Proprietary package design using copper lead frame for superior thermal and electrical capabilities.
- High density cell design for extremely low  $R_{DS(ON)}$ .
- Exceptional on-resistance and maximum DC current capability.
- Compact industry standard SOT-23 surface mount package.

**SuperSOT™-3 (SOT-23)****Absolute Maximum Ratings** $T_A = 25^\circ C$  unless otherwise noted

Symbol	Parameter	NDS356P	Units
$V_{DSS}$	Drain-Source Voltage	-20	V
$V_{GSS}$	Gate-Source Voltage - Continuous	$\pm 12$	V
$I_D$	Maximum Drain Current - Continuous (Note 1a)	$\pm 1.1$	A
	- Pulsed	$\pm 10$	
$P_D$	Maximum Power Dissipation (Note 1a)	0.5	W
	(Note 1b)	0.46	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C

**THERMAL CHARACTERISTICS**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W

**Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16 \text{ V}, V_{\text{GS}} = 0 \text{ V}$ $T_J = 125^\circ\text{C}$			-5	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate - Body Leakage, Forward	$V_{\text{GS}} = 12 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			100	nA
$I_{\text{GSSR}}$	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -12 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			-100	nA
<b>ON CHARACTERISTICS</b> (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	-0.8	-1.6	-2.5	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -4.5 \text{ V}, I_D = -1.1 \text{ A}$ $T_J = 125^\circ\text{C}$			0.3	$\Omega$
		$V_{\text{GS}} = -10 \text{ V}, I_D = -1.3 \text{ A}$			0.4	
					0.21	
$I_{\text{D(ON)}}$	On-State Drain Current	$V_{\text{GS}} = -4.5 \text{ V}, V_{\text{DS}} = -5 \text{ V}$	-3			A
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = -5 \text{ V}, I_D = -1.1 \text{ A}$		1.8		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = -10 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$		180		pF
$C_{\text{oss}}$	Output Capacitance			255		pF
$C_{\text{rss}}$	Reverse Transfer Capacitance			60		pF
<b>SWITCHING CHARACTERISTICS</b> (Note 2)						
$t_{\text{d(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = -10 \text{ V}, I_D = -1 \text{ A}, V_{\text{GS}} = -10 \text{ V}, R_{\text{GEN}} = 50 \Omega$		7	15	ns
$t_r$	Turn - On Rise Time			17	30	ns
$t_{\text{d(off)}}$	Turn - Off Delay Time			56	90	ns
$t_f$	Turn - Off Fall Time			41	80	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = -10 \text{ V}, I_D = -1.1 \text{ A}, V_{\text{GS}} = -5 \text{ V}$		3.5	5	nC
$Q_{\text{gs}}$	Gate-Source Charge				1.5	nC
$Q_{\text{gd}}$	Gate-Drain Charge				2	nC

## Electrical Characteristics ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>							
$I_S$	Maximum Continuous Drain-Source Diode Forward Current				-0.6	A	
$I_{SM}$	Maximum Pulsed Drain-Source Diode Forward Current				-4	A	
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -1.1 \text{ A}$ (Note 2)			-0.85	-1.2	V


Notes:

1.  $R_{JKA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{JC}$  is guaranteed by design while  $R_{CA}$  is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{JKA}(t)} = \frac{T_J - T_A}{R_{JC} + R_{CA}(t)} = I_D^2(t) \times R_{DS(on)}(t)$$

Typical  $R_{JKA}$  using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:


- a. 250°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2oz copper.
- b. 270°C/W when mounted on a 0.001 in<sup>2</sup> pad of 2oz copper.




Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .


## Typical Electrical Characteristics




**Figure 1. On-Region Characteristics**




**Figure 2. On-Resistance Variation with Drain Current and Gate Voltage**




**Figure 3. On-Resistance Variation with Temperature**



**Figure 4. On-Resistance Variation with Drain Current and Temperature**




**Figure 5. Transfer Characteristics**




**Figure 6. Gate Threshold Variation with Temperature**


## Typical Electrical Characteristics (continued)




**Figure 7. Breakdown Voltage Variation with Temperature**




**Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature**




**Figure 9. Capacitance Characteristics**



**Figure 10. Gate Charge Characteristics**



**Figure 11. Switching Test Circuit**



**Figure 12. Switching Waveforms**

## Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature




Figure 14. Maximum Safe Operating Area




Figure 15. Transient Thermal Response Curve

Note : Characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.