Document Title

128Kx8 Bit High-Speed CMOS Static RAM(5V Operating).
Operated at Commercial and Industrial Temperature Ranges.

Revision History

Rev.No.	<u>History</u>				<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0 Rev. 0.1 Rev. 0.2	Initial release with Preliminary. Current modify 1. Delete 15ns speed bin. 2. Change Icc for Industrial mode.				June. 8. 2001 September. 9. 2001 December.18	Preliminary Preliminary Preliminary
	Item	1	Previous	Current		
	Ioo(t-du-tri-t)	10ns	85mA	75mA		
	ICC(Industrial)	12ns	75mA	65mA		
Rev. 1.0	Final datasheet Delete UB,LB re		acteristics and timin	ng diagram.	June. 19. 2002	Final
Rev. 2.0	1. Delete 12ns spe	eed bin.			July. 8. 2002	Final
Rev. 3.0	1. Add the Lead Fi	ee Package typ	oe.		July. 26, 2004	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



1Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power
256K x4	K6R1004C1D-J(K)C(I) 10	5	10	J : 32-SOJ	
2501()4	K6R1004V1D-J(K)C(I) 08/10	3.3	8/10	K: 32-SOJ(LF)	
	K6R1008C1D-J(K,T,U)C(I) 10	5	10	J : 32-SOJ K : 32-SOJ(LF)	C : Commercial Temperature
128K x8	K6R1008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	T : 32-TSOP2 U : 32-TSOP2(LF)	,Normal Power Range I : Industrial Temperature ,Normal Power Range
	K6R1016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF)	, Normal Fower Range
64K x16	K6R1016V1D-J(K,T,U,E)C(I) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA	



128K x 8 Bit High-Speed CMOS Static RAM(5.0V Operating)

FEATURES

- Fast Access Time 10(Max.)
- · Power Dissipation

Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)

Operating K6R1008C1D-10: 65mA(Max.)

- Single 5.0V±10% Power Supply
- · TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- · Center Power/Ground Pin Configuration
- · Standard Pin Configuration

K6R1008C1D-J: 32-SOJ-400

K6R1008C1D-K : 32-SOJ-400 (Lead-Free) K6R1008C1D-T : 32-TSOP2-400CF


K6R1008C1D-U: 32-TSOP2-400CF (Lead-Free)

 $\bullet \ \ \mbox{Operating in Commercial and Industrial Temperature range}.$

GENERAL DESCRIPTION

The K6R1008C1D is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The K6R1008C1D uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1008C1D is packaged in a 400mil 32-pin plastic SOJ or TSOP2 forward.


PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function			
A0 - A16	Address Inputs			
WE	Write Enable			
CS	Chip Select			
ŌĒ	Output Enable			
I/O1 ~ I/O8	Data Inputs/Outputs			
Vcc	Power(+5.0V)			
Vss	Ground			
N.C	No Connection			

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to Vcc+0.5V	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 7.0	V
Power Dissipation		Pd	1	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial		-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	-	Vcc + 0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

The above parameters are also guaranteed at industrial temperature range.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions				Max	Unit
Input Leakage Current	llı	Vin=Vss to Vcc			-2	2	μΑ
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc				2	μА
Operating Current	loo	Min. Cycle, 100% Duty	Com.	10ns	-	65	A
Operating Current	Icc	CS=VIL, VIN=VIH or VIL, IOUT=0mA	Ind.	10ns	-	75	mA
	Isb	Min. Cycle, CS=Vін	Min. Cycle, СS=Vін				 Λ
Standby Current	ISB1	f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V				5	mA
Output Low Voltage Level	Vol	IoL=8mA				0.4	V
Output High Voltage Level	Vон	IOH=-4mA			2.4	-	V

^{*} The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	Ci/O	V1/0=0V	-	8	pF
Input Capacitance	Cin	VIN=0V	-	6	pF

^{*} Capacitance is sampled and not 100% tested.



^{***} $V_{IL}(Min)$ = -2.0V a.c(Pulse Width \leq 8ns) for $I \leq$ 20mA. *** $V_{IH}(Max)$ = V_{CC} + 2.0V a.c (Pulse Width \leq 8ns) for $I \leq$ 20mA.


AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

^{*} The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



READ CYCLE*

Dovementor	K6R1008		8C1D-10	l lmi4
Parameter	Symbol	Min	Max	Unit
Read Cycle Time	trc	10	-	ns
Address Access Time	taa	-	10	ns
Chip Select to Output	tco	-	10	ns
Output Enable to Valid Output	toe	-	5	ns
Chip Enable to Low-Z Output	tLZ	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	ns
Output Disable to High-Z Output	tonz	0	5	ns
Output Hold from Address Change	tон	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	ns
Chip Selection to Power DownTime	tpD	-	10	ns

^{*} The above parameters are also guaranteed at industrial temperature range.

^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE*

Danamatan			8C1D-10	l lait
Parameter	Symbol	Min	Max	Unit
Write Cycle Time	twc	10	-	ns
Chip Select to End of Write	tcw	7	-	ns
Address Set-up Time	tas	0	-	ns
Address Valid to End of Write	taw	7	-	ns
Write Pulse Width(OE High)	twp	7	-	ns
Write Pulse Width(OE Low)	twP1	10	-	ns
Write Recovery Time	twr	0	-	ns
Write to Output High-Z	twnz	0	5	ns
Data to Write Time Overlap	tow	5	-	ns
Data Hold from Write Time	tон	0	-	ns
End of Write to Output Low-Z	tow	3	-	ns


^{*} The above parameters are also guaranteed at industrial temperature range.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)




TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and tOHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{\text{CS}}=\text{V}_{\text{IL}}$.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

 2. A write occurs during the overlap of a low $\overline{\text{CS}}$ and $\overline{\text{WE}}$. A write begins at the latest transition $\overline{\text{CS}}$ going low and $\overline{\text{WE}}$ going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. two is measured from the beginning of write to the end of
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.

 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

- 9. Dout is the read data of the new address
- 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	X	Write	Din	Icc


^{*} X means Don't Care.



PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400



32-TSOP2-400CF

