

# FEMTOCLOCKS™ 1:5, CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

## ICS840245I

# GENERAL DESCRIPTION




The ICS840245I is a low skew, 1-to-5 LVCMOS/LVTTL SATA/SAS Clock Generator and is a member of the HiPerClocks<sup>™</sup> family of high performance clock solutions from IDT. The ICS840245I can synthesize 75MHz reference clock frequencies with a

25 MHz crystal. Each of the 5 outputs on the ICS840245I can drive two series terminated  $50\Omega$  transmission lines, effectively making the ICS840245I a 1-to-10 clock generator. An output enable (OE) pin, which controls only the Q4 output, allows the application to use Q4 as an optional output (for example, test output pin). The ICS840245I uses IDT's  $3^{\text{rd}}$  generation low phase noise VCO technology and can achieve 1ps or lower typical random rms phase jitter. The ICS840245I is packaged in a 16-pin TSSOP package.

## **FEATURES**


- Five LVCMOS outputs,  $15\Omega$  typical output impedance
- · Crystal oscillator interface
- · Supports the following output frequency: 75MHz
- · Output skew: 25ps (typical)
- RMS phase jitter @ 75MHz (900kHz 7.5MHz): 0.454ps (typical)
- Output supply modes: Core/Output 3.3V/3.3V 3.3V/2.5V 2.5V/2.5V
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

# **BLOCK DIAGRAM**



1

# PIN ASSIGNMENT



# ICS840245I

16-Lead TSSOP 4.4mm x 5.0mm x 0.92mm package body

G Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 2	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface.
3	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
4	OE	Input	Pullup	Output clock enable pin. When HIGH, Q4 output is enabled. When LOW, forces Q4 to Hi-Z state. LVCMOS/LVTTL interface levels. See Table 3A.
5	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.
6, 8, 13	GND	Power		Power supply ground.
7	PLL_SEL	Input	Pullup	PLL select pin. Selects between PLL and bypass mode. When HIGH, PLL is enabled. LVCMOS/LVTTL interface levels. See Table 3B.
9, 11, 12, 14, 15	Q4, Q3, Q2, Q1, Q0	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
10, 16	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance			8		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
В	Output Impedance	3.3V±5%		15		Ω
R <sub>OUT</sub>		2.5V±5%		20		Ω

TABLE 3A. CONTROL FUNCTION TABLE

Control Input	Output
OE	Q0
0	Hi-Z
1	Active

TABLE 3B. PLL\_SEL FUNCTION TABLE

Control Input	Outputs
PLL_SEL	Q0:Q4
0	Bypass
1	PLL

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{i}$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA}$  89°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{_{ m DD}}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		$V_{DD} - 0.08$	3.3	$V_{_{ m DD}}$	V
$V_{DDO}$	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				48	mA
I <sub>DDA</sub>	Analog Supply Current				8	mA
I <sub>DDO</sub>	Output Supply Current	No Load			36	mA

Table 4B. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C to 85°C to 85°C to 85°C.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{_{ m DD}}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		$V_{DD} - 0.12$	3.3	$V_{_{\mathrm{DD}}}$	V
$V_{DDO}$	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				48	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA
I <sub>DDO</sub>	Output Supply Current	No Load			32	mA

Table 4C. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
$V_{\scriptscriptstyle DDA}$	Analog Supply Voltage		V <sub>DD</sub> - 0.12	2.5	V <sub>DD</sub>	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				43	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA
I <sub>DDO</sub>	Output Supply Current	No Load			32	mA

TABLE 4D. LVCMOS/LVTTL DC CHARACTERISTICS, TA = -40°C TO 85C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{DD} = 3.3V$	2		V <sub>DD</sub> + 0.3	٧
V <sub>IH</sub>	Imput riigir voitage		$V_{DD} = 2.5V$	1.7		V <sub>DD</sub> + 0.3	V
V	Input Low Voltage		$V_{DD} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage		$V_{DD} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	OE, PLL_SEL	$V_{DD} = V_{IN} = 3.465V \text{ or } 2.625V$			5	μΑ
I <sub>IL</sub>	Input Low Current	OE, PLL_SEL	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-150			μΑ
V	Output High Voltage; NOTE 1		$V_{DDO} = 3.3V \pm 5\%$	2.6			V
V <sub>OH</sub>			$V_{DDO} = 2.5V \pm 5\%$	1.8			V
V <sub>OL</sub>	Output Low Voltage	; NOTE 1	$V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$	·		0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information, Output Load Test Circuit.

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	рF
Drive Level				1	mW

NOTE: Characterized using an 18pf parallel resonant crystal.

Table 6A. AC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency			75		MHz
tsk(o)	Output Skew; NOTE 1, 3				55	ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2	Integration Range: 900kHz - 7.5MHz		0.503		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		600	ps
odc	Output Duty Cycle		49		51	%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at  $V_{\rm DDO}/2$ .

NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 6B. AC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency			75		MHz
tsk(o)	Output Skew; NOTE 1, 3				55	ps
tjit(Ø)	RMS Phase Jitter (Random); NOTE 2	Integration Range: 900kHz - 7.5MHz		0.494		ps
$t_R/t_F$	Output Rise/Fall Time	20% to 80%	250		600	ps
odc	Output Duty Cycle		49		51	%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at  $V_{\rm DDO}/2$ .

NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

**Table 6C. AC Characteristics,**  $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency			75		MHz
tsk(o)	Output Skew; NOTE 1, 3				50	ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2	Integration Range: 900kHz - 7.5MHz		0.454		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		600	ps
odc	Output Duty Cycle		49		51	%


NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at  $V_{\rm DDO}/2$ .


NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


# Typical Phase Noise at 75MHz @ 3.3V




# Typical Phase Noise at 75MHz @ 2.5V




# PARAMETER MEASUREMENT INFORMATION







#### 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT



# 2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT




**OUTPUT SKEW** 



# RMS PHASE JITTER

-1.25V±5%



## OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

# APPLICATION INFORMATION

## Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS840245I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD},\,V_{\rm DDA},\,$  and  $V_{\rm DDO}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm DDA}$ .




FIGURE 1. POWER SUPPLY FILTERING

## RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

## **OUTPUTS:**

#### LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. There should be no trace attached.

## CRYSTAL INPUT INTERFACE

The ICS840245I has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 2. CRYSTAL INPUT INTERFACE

## LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

# RELIABILITY INFORMATION

Table 7.  $\theta_{_{JA}} vs.$  Air Flow Table for 16 Lead TSSOP

# $\theta_{_{\mathrm{JA}}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	137.1°C/W	118.2°C/W	106.8°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	89.0°C/W	81.8°C/W	78.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

## TRANSISTOR COUNT

The transistor count for ICS840245I is: 1965

# PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWIDOL	Minimum	Maximum	
N	16		
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	4.90	5.10	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS840245AGI	840245AI	16 Lead TSSOP	tube	-40°C to 85°C
ICS840245AGIT	840245AI	16 Lead TSSOP	2500 tape & reel	-40°C to 85°C
ICS840245AGILF	40245AIL	16 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS840245AGILFT	40245AIL	16 Lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
В	T4A	3	Power Supply 3.3V DC Characteristics Table - changed I <sub>DD</sub> max. from 41mA to 48mA.	
	T4B	3	Power Supply 3.3/2.5V DC Characteristics Table - changed $I_{DD}$ max. from 40mA to 48mA, $I_{DDA}$ max. from 8mA to 12mA, $I_{DDO}$ from 27mA to 32mA, and $V_{DDA}$ min. from $V_{DD}$ - 0.08V to $V_{DD}$ - 0.12V.	11/16/06
	T4C	3	Power Supply 2.5V DC Characteristics Table - changed $I_{DD}$ max. from 38mA to 43mA, $I_{DDA}$ max. from 8mA to 12mA, $I_{DDO}$ from 27mA to 32mA, and $V_{DDA}$ min. from - 0.08V to $V_{DD}$ - 0.12V.	11/16/06
		9	Corrected Crystal Input Interface drawing.	

# Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

## **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### **Europe**

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

