

Integrated Device Technology, Inc.

# CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

PRELIMINARY IDT7133SA/LA IDT7143SA/LA

#### **FEATURES:**

- · High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55/70/ns (max.)
- · Low-power operation
- IDT7133/43SA

Active: 500 mW (typ.)

Standby: 5mW (typ.)

— IDT7133/43LA

Active: 500mW (typ.)

Standby: 1mW (typ.)

• Versatile control for write: sep

- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- · On-chip port arbitration logic (IDT7133 only)
- BUSY output flag on IDT7133; BUSY input on IDT7143
- Fully asynchronous operation from either port
- · Battery backup operation-2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 68-pin ceramic or plastic PGA, Flatpack, LCC and PLCC
- Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT7133/7143 are high-speed 2K x 16 dual-port static


RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7143 "SLAVE" dual-port in 32-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 500mW of power at maximum access times as fast as 25ns. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 1mW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed on a 68-pin ceramic or plastic PGA, 68-pin LCC, 68-pin flatpack, and 68-pin PLCC.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1990

©1990 integrated Device Technology, Inc.

7.11


DSC-1033/2

から かけいい はいない ないはいない はんのない

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### PIN CONFIGURATIONS

T-46-23-12



LCC/PLCC/FLATPACK TOP VIEW

#### NOTES:

The second second

- Both Vcc pins must be connected to the supply to assure reliable operation.
   Both GND pins must be connected to the supply to assure reliable operation.
- 3. UB = Upper Byte, LB = Lower Byte

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

		51	50	48	46	44	42	40	38	36	T-4	16-2
		A6L	A5L	A3L	A1L	BUSYL	CER	Aor	A <sub>2</sub> R	A4R		
ſ	53	52	49	47	45	43	41	39	37	35	34	
	AaL	A7L	A4L	A2L	Aol	CEL	BUSYR	A1R	A3R	A5R	A6R	
}	55	54		L	l	l <u>-</u>	L	L	<u>.                                    </u>	32	33	
	A10L	A9L								Asr	A7R	
	57	56								30	31	
	R/WLLB	ŌĒL								A10R	AgR	
}	59	58	1							28	29	
	Vcc <sup>(1)</sup>	R/WLUB								R/WRLB	ŌĒR	
	61	60	ļ			G68-1 &				26	27	
	VO1L	I/O <sub>0</sub> L			GND <sup>(2)</sup>	R/WRUB						
ł	63	62	1		24	25						
	I/O3L	1/O2L								I/O14R	I/O 15R	
}	65	64								22	23	
	I/O5L	I/O4L			I/O 12R	I/O 13R						
	67	66	1							20	21	l .
	I/O7L	I/O 6L								I/O 10R	I/O11R	
	68	1	3	5	7	9	11	13	15	18	19	1
	I/O8L	I/O9L	1/O11L	I/O 13L	I/O 15L	GND <sup>(2)</sup>	I/O1R	I/O3R	1/O5R	I/OsR	I/O9R	
,		2	4	6	8	10	12	14	16	17		ı
	<b>,</b>	I/O 10L	I/O 12L	I/O 14L	Vcc <sup>(1)</sup>	I/Oor	I/O2R	I/O4R	I/O6R	I/O7R		
Pin 1 / Designate	or A	В	С	D	E	F	G	Н	J	К	L	
						ramic or OP VIEV					2746 drw (	м

The second of th

- NOTES:

  1. Both Vcc pins must be connected to the supply to assure reliable operation.

  2. Both GND pins must be connected to the supply to assure reliable operation.

  3. UB = Upper Byte, LB = Lower Byte

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### ABSOLUTE MAXIMUM RATINGS(1)

IDT7133SA/LA, IDT7143SA/LA CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Tstg	Storage Temperature	-55 to +125	-65 to +150	ů
Рт	Power Dissipation	2.0	2.0	W
lout	DC Output Current	50	50	mA

#### NOTE:

2746 tbl 0

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

	<u> </u>			
Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Input/Output Capacitance	Vvo = 0V	11	pF

NOTE:

2746 tbl 02

 This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2746 tbl 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

2746 tbl 04

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Vil. (min.) = -3.0V for pulse width less than 20ns.

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

## DC ELECTRICAL CHARACTERISTICS OVER THE

T-46-23-12

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, Vcc = 5.0V ± 10%)

			1	133SA 143SA	IDT71 IDT71			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
[ILI]	Input Leakage Current	Vcc = 5.5V, ViN = 0V to Vcc	_	10	<u> </u>	5	μА	
lco	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	_	- 5	μА	
Vol	Output Low Voltage (I/Oo-I/O15)	IOL = 4mA		0.4		0.4	V	
Vol	Open Drain Output Low Voltage (BUSY)	IOL = 16mA	_	0.5	-	0.5	٧	
Vон	Output High Voltage	loн = -4mA	2.4		2.4	T -	V	
•		·	<del></del>			· · · · ·	2746 tbl	

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (3) (Vcc = $5.0V \pm 10\%$ )

		Test				x25 <sup>(1)</sup> x25 <sup>(1)</sup>	1) 7133x35 1) 7143x35			3x45 3x45	7133x55 7143x55		1	3x70 3x70	
Symbol	Parameter	Condition	Version	Version		Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Тур.(2)	Max.	Unit
Icc	Dynamic Operating Current	CE ≤ VIL Outputs Open	MIL.	S	1 1	_	75 75	290 270	75 75	280 260	75 75	280 260	75 75	260 240	mA
	(Both Ports Active)	$f = fMAX^{(4)}$	COM'L.	S	100 100	280 260	80 80	260 240	75 75	260 240	75 75	240 220	75 75	240 220	
ISB1	Standby Current (Both Ports — TTL	CEL and CER≥ VIH  f = fMAX <sup>(4)</sup>	MIL.	S L	_	_	25 25	85 75	25 25	80 70	25 25	80 70	25 25	75 65	mΑ
_	Level Inputs)		COM'L.	S L	25 25	80 70	25 25	75 65	25 25	75 65	25 25	70 60	25 25	70 60	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH f = fMAX <sup>(4)</sup>	MIL.	s L	1 1	_	50 50	190 170	50 50	180 160	50 50	180 160	50 50	170 150	mΑ
	Level Inputs)	Active Port Outputs Open	COM'L.	S L	50 50	170 150	50 50	160 140	50 50	160 140	50 50	150 130	50 50	150 130	
ISB3	Full Standby Current (Both Ports —	Both Ports CEL & CER ≥ Vcc - 0.2V	MIL.	S		_	1 0.2	30 10	1 0.2	30 10	1 0.2	30 10	1 0.2	30 10	mΑ
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(5)}$	COM'L.	S L	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	s	_	_	45	180	45	170	45	170	45	160	mΑ
	CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	COM'L.	L S	<u>-</u>	160	40 45	160 150	40 45	150 140	40 45	150 140	40 45	140 140	ł
Ĺ		Active Port Outputs Open, f = fMAX <sup>(4)</sup>		L	40	140	40	130	40	120	40	120	40	120	



2746 tbl 06

#### NOTES:

- 0°C to +70°C temperature range only.
- 2. VCC = 5V, TA = +25°C.
- 3. "x" in part number indicates power rating (SA or LA).
- 4. At f = fMAX, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tRc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

T-46-23-12

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES<sup>(1)</sup>


(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V

			1	IDT7133L/	A/IDT7143LA	
Symbol	Parameter	Test Condit	ilon	Min.	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0		٧
ICCOR	Data Retention Current	CE ≥ VHC	MIL.	_	4000	μΑ
		Vin ≥ VHC or ≤ VLC	COM'L.	_	1500	
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time			0	_	กร
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_	ns
L  <sup>(3)</sup>	Input Leakage Current		Ţ		2	μА

- NOTES:
  1. Vcc = 2V, TA = +25°C
  2. trc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

#### 2746 tol 07

#### LOW Vcc DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

	·
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2746 tol 08




Figure 1. Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)






Figure 3. BUSY Output Load (IDT7133 only)

\*Including scope and jig

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(4)</sup>


T-46-23-12

		1		IDT7133x35 IDT7143x35		IDT7133x45 IDT7143x45		IDT7133x55 IDT7143x55		IDT7133x70 IDT7143x70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE											
tRC	Read Cycle Time	25	_	35	_	45	_	55		70	_	ns
taa	Address Access Time	_	25	-	35		45		55	_	70	nş
<b>t</b> ACE	Chip Enable Access Time	1 —	25	_	35	_	45	_	55		70	ns
taoe	Output Enable Access Time	] -	15		20		25	_	30	_	40	ns
tон	Output Hold from Address Change	0	_	0		0		0	_	0	_	ns
tLZ	Output Low Z Time <sup>(1, 3)</sup>	3	_	3	-	5	_	5	_	5		ns
tHZ	Output High Z Time <sup>(1, 3)</sup>		15		20	_	20	_	25	_	30	ns
tPU	Chip Enable to Power Up Time <sup>(3)</sup>	0	_	0	-	0		0	_	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(3)</sup>	_	50		50	-	50		50		50	ns
OTES:								·				2746 tbl 0


- NOTES:

  1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 0°C to +70°C temperature range only.
- This parameter is guaranteed but not tested.
- "x" in part number indicates power rating (SA or LA).

#### TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)



#### TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



#### NOTES:

- R\overline{\W}\$ is high for Read Cycles.
   Device is continuously enabled, \overline{\CE} = VIL.
- Addresses valid prior to or coincident with  $\overline{\text{CE}}$  transition low.  $\overline{\text{OE}} = \text{Vil.}$

2746 tol 10

IDT7133SA/LA, IDT7143SA/LA CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(7)</sup>

		IDT713	IDT7133x25 <sup>(2)</sup> IDT7143x25 <sup>(2)</sup>		IDT7133x35 IDT7143x35		IDT7133x45 IDT7143x45		IDT7133x55 IDT7143x55		IDT7133x70 IDT7143x70	
Symbol	. Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
WRITE C	YCLE		-									
twc	Write Cycle Time <sup>(4)</sup>	25	- 1	35	_	45		55	_	70		ns
tew	Chip Enable to End of Write	20	_	25	-	35	_	45	_	55	—	ns
taw	Address Valid to End of Write	20	-	25	-	35	_	45		55	_	ńs
tas	Address Set-up Time	0	<b> </b>	0	_	0	_	0		0		ns
twp	Write Pulse Width <sup>(6)</sup>	20		25		35		45		55	_	ns
twa	Write Recovery Time	0		0	_	0	-	0		0		ns
tDW	Data Valid to End of Write	15	_	20	-	20	_	25	_	30		ns
tHZ	Output High Z Time <sup>(1, 3)</sup>	<b>—</b>	15		20	_	20	_	20		25	ns
tDH	Data Hold Time <sup>(5)</sup>	0		0	_	5	_	5	_	5	_	ns
twz	Write Enable to Output in High Z <sup>(1, 3)</sup>	T-	15	_	20	_	20		20	_	25	ns
tow	Output Active from End of Write <sup>(1, 3, 5)</sup>	3		3	_	3	_	3		3	_	ns

NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3). 0°C to +70°C temperature range only.
- This parameter is guaranteed but not tested.
- For MASTER/SLAVE combination, tWC = tBAA + tWR + tWP.
- The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- Specified for OE at high (refer to \*Timing Waveform of Write Cycle\*, Note 7).
- \*x\* in part number indicates power rating (SA or LA).

#### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE(8)

			33x25 <sup>(1)</sup>		33x35 43x35	1	133x45 143x45		33x55 43x55		33x70 143x70	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIN	MING (For MASTER IDT7133)									311,110	,,	
tBAA	BUSY Access Time to Address	_	25	_	35	T	45		50		55	ns
18DA	BUSY Disable Time to Address		20	_	30	_	40		40		45	ns
1BAC	BUSY Access Time to Chip Enable		20		25	_	30		35		35	ns
tBDC	BUSY Disable Time to Chip Enable		20		20		25		30		30	ns
twoo	Write Pulse to Data Delay <sup>(2)</sup>		50		60	_	70	_	80		90	ns
tDOD	Write Data Valid to Read Data Delay <sup>(2)</sup>		35		45		55		65		80	ns
tBOD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 4		Note 4	_	Note 4		Note 4		Note 4	ns
taps	Arbitration Priority Set Up Time <sup>(4)</sup>	5	_	5	_	5	_	5	_	5		ns
BUSY INF	PUT TIMING (For SLAVE IDT7143)								·		<u> </u>	
tws	Write to BUSY <sup>(5)</sup>	0	_	0	_	0	_			0		ns
twn	Write Hold After BUSY <sup>(6)</sup>	20	_	25	_	30		30		30		ns
twoo	Write Pulse to Data Delay <sup>(7)</sup>	_	50		60	-	70		80		90	ns
tooo	Write Data Valid to Read Data Delay <sup>(7)</sup>	_	35		45	-	55		65		80	ns

4 5. 6. 7.

O°C to +70°C temperature range only.

Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH BUSY (For Master IDT7133)" IBDD is calculated parameter and is greater of 0, twoo - twp (actual) or todo - tow (actual).

To ensure that the earlier of the two ports wins.

To ensure that the write cycle is inhibited during contention.

To ensure that a write cycle is completed after contention.

Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (For Slave IDT7143)"

"x" in part number indicates power rating (SA or LA)


7.11

2746 tol 11


IDT7133SA/LA, IDT7143SA/LA CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

#### **MILITARY AND COMMERCIAL TEMPERATURE RANGES**

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1, 2, 3, 7)



### WRITE CYCLE NO. 2 (CE CONTROLLED TIMING)(1, 2, 3, 5)



#### NOTES:

Children Control of the Control of t

- 1. P\overline{W} or \overline{CE} must be high during all address transitions.
  2. A write occurs during the overlap (tew or twp) of a low \overline{CE} and a low P\overline{W}.
  3. twn is measured from the earlier of \overline{CE} or \overline{R\overline{W}} going high to the end of write cycle.

- During this period, the I/O pins are in the output state, and input signals must not be applied.
   If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
   Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
   If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be sections the concilination.
- be as short as the specified twp.

  8. PVW for either upper or lower byte



IDT7133SA/LA, IDT7143SA/LA

38E D


4825771 0006666 2 **II**IDT

T-46-23-12

MILITARY AND COMMERCIAL TEMPERATURE RANGES

CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

### TIMING WAVEFORM OF READ WITH BUSY (1, 2, 3) (For MASTER IDT7133)




#### NOTES:

- To ensure that the earlier of the two ports wins.

  Write cycle parameters should be adhered to in order to ensure proper writing
- Device is continuously enabled for both ports.

  OE at LO for the reading port.


#### TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1, 2, 3) (For SLAVE IDT7143)



#### NOTES:

- Assume BUS♥ input at HI for the writing port, and OE at LO for the reading port.
   Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.


#### TIMING WAVEFORM OF WRITE WITH BUSY INPUT (For SLAVE IDT7143)




IDT7133SA/LA, IDT7143SA/LA CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES


# TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION CEL VALID FIRST:



# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION<sup>(1)</sup> LEFT ADDRESS VALID FIRST:



#### RIGHT ADDRESS VALID FIRST:



NOTE: 1. ČEL = ČER = VIL 7

MILITARY AND COMMERCIAL TEMPERATURE RANGES

IDT7133SA/LA, IDT7143SA/LA CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

#### **FUNCTIONAL DESCRIPTION:**

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is pemitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

#### ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The  $\overline{\text{BUSY}}$  flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's  $\overline{\text{BUSY}}$  flag.  $\overline{\text{BUSY}}$  is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has  $\overline{\text{BUSY}}$  set LOW. The delayed port will have access when  $\overline{\text{BUSY}}$  goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}$  and  $\overline{CE}$  for

access; or (2) if the  $\overline{\text{CE}}$ s are low before an address match, onchip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's  $\overline{\text{BUSY}}$  flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will await indefinately for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

### TABLE I - NON-CONTENTION READ/WRITE CONTROL(4)

LEFT OR RIGHT PORT <sup>(1)</sup>							
R/WLB	R/₩uв	CE	ŌĒ	I/O0-7	I/O8-15	Function	
Х	X	Н	X	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4	
X	Х	Н	Х	Z	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3	
L	L	L	X	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into Memory <sup>(2)</sup>	
L	Н	L	L	DATAIN	DATAOUT	Data on Lower Byte Written into Memory <sup>(2)</sup> , Data in Memory Output of Upper Byte <sup>(3)</sup>	
Н	L	L	L	DATAOUT	DATAIN	Data in Memory Output on Lower Byte <sup>(3)</sup> , Data on Upper Byte Written into Memory <sup>(2)</sup>	
L	н	L	Н	DATAIN	Z	Data on Lower Byte Written into Memory <sup>(2)</sup>	
Н	L	L	Н	Z	DATAIN	Data on Upper Byte Written into Memory <sup>(2)</sup>	
Н	Н	L	L	DATAOUT	DATAOUT	Data in Memory Output on Lower Byte and Upper Byte	
Н	Н	L	Н	Z	Z	High Impedance Outputs	

#### NOTES:

- 1. AoL · AioL ≠ AoR · AioR
- 2. If BUSY = LOW, data is not written.
- 3. If BUSY = LOW, data may not be valid, see twoo and tooo timing.
- H = HIGH, L = LOW, X = Don't Care, Z = High Impedance, LB = Lower Byte, UB = Upper Byte

2748 tbl 12

4825771 0006669 8 MIDT

T-46-23-12

IDT7133SA/LA, IDT7143SA/LA CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### TABLE II — ARBITRATION<sup>(1)</sup>

LEF	T PORT	RIGH	T PORT	FLAGS		
CEL	Aol - Aiol	CER	AOR - A1OR	BUSYL	BUSYR	Function
Н	X	Н	X	Н	Н	No Contention
L	Any	Н	X	Н	Н	No Contention
Н	Х	L	Any	Н	Н	No Contention
L	≠ AoR - A1oR	L	≠ A0L - A10L	Н	Н	No Contention
ADDRESS	ARBITRATION WI	TH CE LOW	BEFORE ADDRI	ESS MATCH		
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	Ļ	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE ARBITR	ATION WITH ADD	RESS MATC	H BEFORE CE		<u> </u>	
LL5R	= AOR - A10R	LL5R	= A0L - A10L	Н	L	L-Port Wins
RL5L	= A0R - A10R	RL5L	= AoL - A1oL	L	Н	R-Port Wins
LW5R	= A0R - A10R	LW5R	= AOL - A1OL	Н	L	Arbitration Resolved
LW5R	= A0R - A10R	LW5R	= AoL - A1oL	L	Н	Arbitration Resolved

NOTES:

NOTES:

1. H = HIGH, L = LOW, X = Don't Care


LV5R = Left Address Valid ≥ 5ns before right address

RV5L = Right Address Valid ≥ 5ns before left address

Same = Left and Right Address match within 5ns of each other

LL5R = Left CE = LOW ≥ 5ns before Right CE RL5L = Right CE = LOW ≥ 5ns before Left CE LW5R = Left and Right CE = LOW within 5ns of each other

#### 32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS






2746 tol 12

No arbitration in IDT7143 (SLAVE). BUSY-IN inhibits write in IDT7143 (SLAVE).

IDT7133SA/LA, IDT7143SA/LA CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### **ORDERING INFORMATION**



2748 drw 19