# L7C185 8K x 8 Static RAM (Low Power)

#### **FEATURES**

- ☐ 8K×8 Static RAM with Chip Select Powerdown, Output Enable
- ☐ Auto-Powerdown<sup>™</sup> Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 10 ns maximum
- D Low Power Operation
  Active: 320 mW typical at 35 ns
  Standby (typical):
  500 μW (L7C185)
  250 μW (L7C185-Low Power)
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Available 100% Screened to MIL-STD-883, Class B
- DESC SMD Drawing No. 5962-38294 – L7C185 only
- ☐ Plug Compatible with IDT7164, Cypress CY7C185/186
- ☐ Package Styles Available:
  - 28-pin Plastic DIP
  - 28-pin CerDIP
  - 28-pin Plastic SOJ
  - 28-pin CerFlat
  - 28-pin Ceramic LCC
  - 32-pin Ceramic LCC

#### DESCRIPTION

The L7C185 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in six speeds with max-imum access times from 10 ns to 35 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C185 is 320 mW (typical) at 35 ns. Dissipation drops to 75 mW (typical) for the L7C185 and 60 mW (typical) for the L7C185-L when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition,


data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C185 and L7CL185-L consume only 30  $\mu$ W and 15  $\mu$ W (typical) respectively at 3 V, allowing effective battery backup operation.

The L7C185 provides asynchronous (unclocked) operation with matching access and cycle times. Two Chip Enables (one active-low) and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A12. Reading from a designated location is accomplished by presenting an address and driving CE1 and OE low, and CE2 and WE high. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when CE1 or OE is high, or CE2 or WE is low.

Writing to an addressed location is accomplished when the active-low CE1 and WE inputs are both low, and CE2 is high. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C185 can withstand an injection current of up to 200 mA on any pin without damage.





# 8K x 8 Static RAM (Low Power)

| MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2) |                  |
|--|------------------|
| Storage temperature  |                  |
| Operating ambient temperature  | 55°C to +125°C   |
| Vcc supply voltage with respect to ground                            | 0.5 V to +7.0 V  |
| Input signal with respect to ground                                  |                  |
| Signal applied to high impedance output                              | –3.0 V to +7.0 V |
| Output current into low outputs                                      | 25 mA            |
| Latchup current  | > 200 mA         |

| Mode                         | Temperature Range (Ambient) | Supply Voltage              |
|------------------------------|-----------------------------|-----------------------------|
| Active Operation, Commercial | 0°C to +70°C                | 4.5 V ≤ <b>V</b> CC ≤ 5.5 V |
| Active Operation, Military   | -55°C to +125°C             | 4.5 V ≤ Vcc ≤ 5.5 V         |
| Data Retention, Commercial   | 0°C to +70°C                | 2.0 V ≤ Vcc ≤ 5.5 V         |
| Data Retention, Military     | -55°C to +125°C             | 2.0 V ≤ <b>V</b> CC ≤ 5.5 V |


| ELECTI      | RICAL CHARACTERISTICS Over  | Operating Conditions (Note 5)    | gilly. |      |                      |      |       |             |      |
|-------------|-----------------------------|----------------------------------|--------|------|----------------------|------|-------|-------------|------|
|             |                             |                                  | L      | 7C18 | 5                    | L7   | C185- | ·L          |      |
| Symbol      | Parameter                   | Test Condition                   | Min    | Тур  | Max                  | Min  | Тур   | Max         | Unit |
| <b>V</b> OH | Output High Voltage         | IOH = -4.0 mA, Vcc = 4.5 V       | 2.4    |      |                      | 2.4  |       |             | ٧    |
| <b>V</b> OL | Output Low Voltage          | IOL = 8.0 mA                     |        |      | 0.4                  |      |       | 0.4         | ٧    |
| ViH         | Input High Voltage          |                                  | 2.2    |      | <b>V</b> cc<br>+ 0.3 | 2.2  |       | Vcc<br>+0.3 | i .  |
| VIL         | Input Low Voltage           | (Note 3)                         | -3.0   |      | 0.8                  | -3.0 |       | 0.8         | ٧    |
| lix         | Input Leakage Current       | GND ≤ Vin ≤ Vcc                  | -10    |      | +10                  | -10  |       | +10         | μΑ   |
| loz         | Output Leakage Current      | GND ≤ Vout ≤ Vcc, CE = Vcc       | -10    |      | +10                  | -10  |       | +10         | μА   |
| ICC2        | Vcc Current, TTL Inactive   | (Note 7)                         |        | 15   | 30                   |      | 12    | 20          | mΑ   |
| ІССЗ        | Vcc Current, CMOS Standby   | (Note 8)                         |        | 100  | 500                  |      | 50    | 150         | μА   |
| ICC4        | Vcc Current, Data Retention | VCC = 3.0 V (Note 9)             |        | 10   | 250                  |      | 5     | 50          | μА   |
| Cin         | Input Capacitance           | Ambient Temp = 25°C, Vcc = 5.0 V |        |      | 5                    |      |       | 5           | рF   |
| COUT        | Output Capacitance          | Test Frequency = 1 MHz (Note 10) |        |      | 7                    |      |       | 7           | рF   |


|        |                     |                |     | L7C185- |     |     |     |     |  |      |
|--------|---------------------|----------------|-----|---------|-----|-----|-----|-----|--|------|
| Symbol | Parameter           | Test Condition | 35  | 25      | 20  | 15  | 12  | 10  |  | Unit |
| ICC1   | Vcc Current, Active | (Note 6)       | 110 | 150     | 185 | 240 | 275 | 300 |  | mA   |


### 8K x 8 Static RAM (Low Power)

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

|             | L7C185-  |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
|-------------|--|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
|             |  | 3   | 35  |     | 5   | 20  |     | 15  |     | 12  |     | 10  |     |     |     |
| Symbol      | Parameter                                      | Min | Max | Min | Мах |
| tavav       | Read Cycle Time                                | 35  |     | 25  |     | 20  |     | 15  |     | 12  |     | 10  |     |     |     |
| tavqv       | Address Valid to Output Valid (13, 14)         |     | 35  |     | 25  |     | 20  |     | 15  |     | 12  |     | 10  |     |     |
| taxqx       | Address Change to Output Change                | 3   |     | 3   |     | 3   |     | 3   |     | 3   |     | 3   |     |     |     |
| tclav       | Chip Enable Active to Output Valid (13, 15)    |     | 35  |     | 25  |     | 20  |     | 15  |     | 12  |     | 10  |     |     |
| tcLQZ       | Chip Enable Active to Output Low Z (20, 21)    | 3   |     | 3   |     | 3   |     | 3   |     | 3   |     | 3   |     |     |     |
| tchaz       | Chip Enable Inactive to Output High Z (20, 21) |     | 15  |     | 10  |     | 8   |     | 8   |     | 5   |     | 4   |     |     |
| toLav       | Output Enable Low to Output Valid              |     | 15  |     | 12  |     | 10  |     | 8   |     | 6   |     | 5   |     |     |
| tolaz       | Output Enable Low to Output Low Z (20, 21)     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     |     |     |
| tonaz       | Output Enable High to Output High Z (20, 21)   |     | 12  |     | 10  |     | 8   |     | 5   |     | 5   |     | 4   |     |     |
| tpu         | Input Transition to Power Up (10, 19)          | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     |     |     |
| <b>t</b> PD | Power Up to Power Down (10, 19)                |     | 35  |     | 25  |     | 20  |     | 20  |     | 20  |     | 18  |     |     |
| tCHVL       | Chip Enable Inactive to Data Retention (10)    | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     |     |     |









## 8K x 8 Static RAM (Low Power)

# SWITCHING CHARACTERISTICS Over Operating Range (ns)

| WRITE ( | CYCLE (Notes 5, 11, 12, 22, 23, 24)        |         |     |     |     |     |     |     |     |     |     |     |     |     |     |
|---------|--|---------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| _       |  | L7C185- |     |     |     |     |     |     |     |     |     |     |     |     |     |
|         |  | 3       | 5   | 25  |     | 20  |     | 1   | 5   | 12  |     | 10  |     |     |     |
| Symbol  | Parameter                                  | Min     | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav   | Write Cycle Time                           | 25      |     | 20  |     | 20  |     | 15  |     | 12  |     | 10  |     |     |     |
| tCLEW   | Chip Enable Active to End of Write Cycle   | 25      |     | 15  |     | 15  |     | 12  |     | 10  |     | 8   |     |     |     |
| tavbw   | Address Valid to Beginning of Write Cycle  | 0       |     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     |     |     |
| tavew   | Address Valid to End of Write Cycle        | 25      |     | 15  |     | 15  |     | 12  |     | 10  |     | 8   |     |     |     |
| tEWAX   | End of Write Cycle to Address Change       | 0       |     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     |     |     |
| twlew   | Write Enable Low to End of Write Cycle     | 20      |     | 15  |     | 15  |     | 12  |     | 10  |     | 8   | •   |     |     |
| tovew   | Data Valid to End of Write Cycle           | 15      |     | 10  |     | 10  |     | 7   |     | 6   |     | 5   |     |     |     |
| tEWDX   | End of Write Cycle to Data Change          | 0       |     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     |     |     |
| twhaz   | Write Enable High to Output Low Z (20, 21) | 0       |     | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     |     |     |
| twLqz   | Write Enable Low to Output High Z (20, 21) |         | 10  |     | 7   |     | 7   |     | 5   |     | 4   |     | 4   |     |     |





### 8K x 8 Static RAM (Low Power)


#### NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e.,  $\overline{CE}1$ ,  $\overline{CE}2 \le \overline{VIL}$ ,  $\overline{WE} \le \overline{VIL}$ . Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e.,  $\overline{CE1} \ge VIH$ ,  $CE2 \le VIL$ .
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e.,  $\overline{CE}1 = VCC$ , CE2 = GND. Input levels are within 0.2 V of VCC or ground.
- 9. Data retention operation requires that VCC never drop below 2.0 V.  $\overline{CE}1$  must be  $\geq$  VCC 0.2 V or CE2 must be  $\leq$  0.2 V. For the L7C185, all other inputs must meet VIN  $\leq$  0.2 V or VIN  $\geq$  VCC 0.2 V to ensure full powerdown. For the L7C185 (low power version), this requirement applies only to  $\overline{CE}1$ , CE2, and  $\overline{WE}$ ; there are no restrictions on data and address inputs.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ( $\overline{CE}1$  low, CE2 high).
- 15. All address lines are valid prior-to or coincident-with the CE1 and CE2 transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of CE1 and CE2 active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first
- 17. If WE goes low before or concurrent with latter of CE1 and CE2 going active, the output remains in a high impedance state.
- 18. If CE1 and CE2 goes inactive before or concurrent with  $\overline{\text{WE}}$  going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Rising edge of CE2 ( $\overline{CE}$ 1 active), or falling edge of  $\overline{CE}$ 1 (CE2 active).
- b. Falling edge of WE (CE1, CE2 active).
- c. Transition on any address line ( $\overline{CE}1$ ,  $\overline{CE}2$  active).
- d. Transition on any data line (CE1, CE2, and WE active).

The device automatically powers down from ICC1 to ICC2 after tpp has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. CE1, CE2, or WE must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A  $0.01~\mu F$  high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.







# 8K x 8 Static RAM (Low Power)

|  | ORDERING IN   | IFORMATION  |   |   |  |
|--|---|---|---|---|--|
|  | 28-pin — DIP (0   | .3" wide)   | 28-pin — DIP (0.                          | 6" wide)  | 28-pin — SOJ (0.3" wide)   |
|  | NC [ 1 A12 [ 2 A7 [ 3 A6 [ ] 4 A5 [ 5 A4 [ ] 6 A3 [ 7 A2 [ ] 8 A1 [ ] 9 A0 [ ] 10 VO0 [ ] 11 VO1 [ ] 12 VO2 [ ] 13 GND [ ] 14 | 18  | NC  | 28  | NC   |
|  |   |   |   |   | THE PARTY OF THE P |
| Speed  | Plastic DIP<br>(P10)  | CerDIP<br>(C5)                                      | Plastic DIP<br>(P9)                       | CerDIP<br>(C6)                                      | Plastic SOJ<br>(W2)  |
|  | 0°C to +70°C — C  | COMMERCIAL SCREENING                                |   |   |  |
| 35 ns<br>25 ns<br>20 ns<br>15 ns<br>12 ns<br>10 ns | L7C185PC35* " " 25* " " 20* " " 15* " " 12* " " 10*   | L7C185CC35* " " 25* " " 20* " " 15* " " 12* " " 10* | L7C185NC35* " 25* " 20* " 15* " 12* " 10* | L7C185IC35* - " 25* - " 20* - " 15* - " 12* - " 10* | L7C185WC35*  |
|  | -55°C to +125°C   | COMMERCIAL SCREE                                    | NING                                      |   |  |
| 35 ns<br>25 ns<br>20 ns<br>15 ns<br>12 ns          |   | L7C185CM35* " " 25* " " 20* " " 15* " " 12*         |   | L7C185IM35* - 25* - 20* - 15* - 12*                 |  |
|  | -55°C to +125°C   | - MIL-STD-883 COM                                   | IPLIANT                                   |   |  |
| 35 ns<br>25 ns<br>20 ns<br>15 ns<br>12 ns          | -   | L7C185CMB35* " 25* " 20* " 15* " 12*                |   | L7C185IMB35* 25* 20* 15* 12*                        |  |
|  | ·   |   | I   | 1   |  |

05/01/92-LDS.185-B

<sup>\*</sup>The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185CMB35L).



# 8K x 8 Static RAM (Low Power)

| ORDERING INFORMATION   | ON The second se |  |
|--|--|--|
| 28-pin — CerFlat   | 28-pin — LCC<br>(350 x 550)  | 32-pin — LCC<br>(450 x 550)  |
| NC == 1 ■ 28 == VCC  A12 == 2 27 == WE  A7 == 3 26 == CE2  A6 == 4 25 == A8  A5 == 5 24 == A9  A4 == 6 23 == A11  A3 == 7 22 == OE  A2 == 8 21 == A10  A1 == 9 20 == CE1  A0 == 10 19 == VO7  VO0 == 11 18 == VO6  VO1 == 12 17 == VO5  VO2 == 13 16 == VO4  GND == 14 15 == VO3 | NC 4 2 11 28 27 CE 2  A5 5 25 A8  A4 6 24 A9  A3 7 Top 22 A10  A0 10 20 CE 1  VO 11 19 VO 7  VO 1 12 13 14 15 16 17  ON 5 O O  | A6 5 4 3 2 11: 32 31 30 A8 A5 6 28 A9 A4 7 27 A11 A3 8 Top 26 NC A2 9 View 24 A10 A0 11 23 CE 1 NC 12 22 VO7 VO6 13 14 15 16 17 18 19 20 VO6 Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q |
|  |  |  |
| CerFlat<br>(M2)  | Ceramic Leadless<br>Chip Carrier (K5)  | Ceramic Leadless<br>Chip Carrier (K7)  |
| 0°C to +70°C — COMMERCIAL S  | CREENING   |  |
| L7C185MC35*  | L7C185KC35* -  | L7C185TC35*  |
| -55°C to +125°C - COMMERCIA  | AL SCREENING   |  |
| L7C185MM35* " 25* " 20* " 15* " 12*  | L7C185KM35* - " 25* - " 20* - " 15* - " 12*  | L7C185TM35* -  |
| -55°C to +125°C - MIL-STD-   | 883 COMPLIANT  |  |
| L7C185MMB35*   | L7C185KMB35* - 25* - 20* - 15* - 12*   | L7C185TMB35* 25* 20* 15* 12*   |
|  | 28-pin — CerFlat  NC == 1  | CerFlat (M2)   Ceramic Leadless (M2)   Ceramic Leadless (M2)   Cop (S)   |

<sup>\*</sup>The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185KMB35L).