
File Number 1786



## CD54/74HC4511 CD54/74HCT4511

# High-Speed CMOS Logic



#### BCD-to-7 Segment Latch/ **Decoder/Drivers** DISPLAY 5 6 8 I 2 3

#### **Type Features:**

- High-output sourcing capability-7.5 mA @ 4.5 V, 10 mA @ 6 V (HC4511)
- Input latches for BCD code storage
  - Lamp test and blanking capability

The RCA CD54/74HC4511 and CD54/74HCT4511 are BCD-to-7 segment latch/decoder/drivers having four address inputs (Do-D3), active "Low" blanking and lamp test inputs, and a latch enable input which, when "High", enables the latches to store the BCD inputs. When Latch Enable is "Low", the latches are disabled, making the outputs transparent to the BCD inputs.

These devices have standard-size output transistors but are capable of sourcing (at standard VoH levels) up to 7.5 mA at 4.5 V. The HC types can supply up to 10 mA at 6 V.

The CD54HC/HCT4511 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT4511 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

#### **TRUTH TABLE**

LE	Bt	ĪŦ	D3	D <sub>2</sub>	D <sub>1</sub>	Do	a	b	С	d	e	1	g	Display
X	X	L	х	х	х	х	н	н	н	н	н	н	H	8
X	L	н	X	X	х	X	L	L	L	L	L	L	L	Blank
ι.	н	н	L	L	Ł	L	н	н	н	н	н	н	L	0
L	н	H	L	L	Ł	н	L	н	н	L	L	L	Ł	1
L	H	H	L	L	н	L	н	н	L	н	н	L	н	2
L	н	H	L	L	н	H	н	н	н	н	L	L	н	3
L [	H	н	L	H	Ł	L	L	н	н	L	L	н	н	4
ļι	н	H	L	н	Ļ	н	н	Ł	н	н	L	н	н	5
L	H	H I	ι	н	н	L	L	Ł	н	н	н	Н	н	6
L	н	н	L.	н	н	н	н	н	н	L	Ł	L	L	7
L	H	H.	н	L	L	L	н	н	н	н	н	н	н	8
L	H	[н	H	Ł	L	н	н	н	н	L	L	н	н	9
L	н	H I	H I	L	н	Ł	L	Ł	L	L	Ľ	L	L	Blank
L	н	H I	H	L	н	н	L	Ł	Ł	L	Ł	L	L	Blank
L	H	н	н	н	F	L	L	L.	L	L	i,	L	L	Blank
L	н	H.	H.	н	.L	н	L	L	L	Ł	L	L	Ľ	Blank
L	н	н	н	н	н	L	L	L	L	L	L	Ł	L	Blank
L	н	н	н	н	н	н	L	L	٤	L	L	L	L	Blank
Ш	н	н	Х.	X	X	Х	L			•				· ·


X = Don't Care

#### **Family Features:**

9205-25087

- Fanout (over temperature range): Standard outputs - 10 LSTTL loads Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range: CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types: 2 to 6 V operation High noise immunity: NIL=30%, NIH=30% of Vcc; @ Vcc=5 V
- CD54HCT/CD74HCT types: 4.5 to 5.5 V operation Direct LSTTL input logic compatibility VIL=0.8 V max., VIH=2 V min.

CMOS input compatibility 11≤1 μA @ VOL, VOH



TERMINAL ASSIGNMENT

This data sheet is applicable to the CD54HC4511 and CD74HCT4511. The CD54HCT4511 was not acquired from Harris Semiconductor. See SCHS214 for information on the CD74HCT4511.

<sup>\*</sup>Depends on BCD code previously appied when LE = L Note: Display is blank for all illegal input codes (BCD > HLLH).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (Vcc):	
(Voltages referenced to ground)	0.5 to +7 V
DC INPUT DIODE CURRENT, IIK (FOR VI < -0.5 V OR VI > Vcc +0.5 V)	
DC OUTPUT DIODE CURRENT, $I_{ok}$ (FOR $V_o < -0.5$ V OR $V_o > V_{cc}$ +0.5 V)	
DC DRAIN CURRENT, PER OUTPUT (I <sub>o</sub> ) (FOR -0.5 V < V <sub>o</sub> < V <sub>cc</sub> +0.5 V)	±25 mÅ
DC Vcc OR GROUND CURRENT (lcc)	
POWER DISSIPATION PER PACKAGE (Po):	
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)	
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	
For T <sub>A</sub> = -55 to +100° C (PACKAGE TYPE F,H)	
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE F,H)	
For T <sub>A</sub> = -40 to +70°C (PACKAGE TYPE M)	
For T <sub>A</sub> = +70 to +125° C (PACKAGE TYPE M)	
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ):	
PACKAGE TYPE F,H	55 to +125°C
PACKAGE TYPE E,M	40 to +85° C
STORAGE TEMPERATURE (Taig)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s max.	
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300° C






Fig. 1 - Logic diagram.

### STATIC ELECTRICAL CHARACTERISTICS

				CD74	HC4	511/C	D54H	C451	1			c	:D74I	HCT4	511/C	D54H	ICT4	511	<u></u>		
		TEST CONDITIONS			74HC/54HC Types			74HC 54HC TYPES TYPES		-	TEST CONDITIONS		74HCT/54HCT TYPES			TYPES		54HCT Types		UNITS	
CHARACTERISTI	C	V,	lo	Vcc		25° C	;	-4 +85		-5 +12		٧,	Vcc		+25° C	;		0/ 5° C		5/ 5°C	
		v	mA	v	Min	Тур	Max	Min	Max	Min	Max	v	v	Min	Тур	Max	Min	Max	Min	Max	
High-Level				2	1.5	_		1.5	-	1.5	-		4.5								
Input Voltage	ViH			4.5	3.15		_	3.15	_	3.15	-	-	to	2		-	2	-	2	-	v
				6	4.2		_	4.2		4.2			5.5	L		ļ		<b> </b>	<b> </b>		
Low-Level				2		-	0.5	-	0.5	<u> </u>	0.5	•	4.5								
Input Voltage	V <sub>IL</sub>			4.5		-	1.35		1.35	-	1.35	-	to	-	-	0.8	-	0.8	-	0.8	v
k				6	-	-	1.8	-	1.8	-	1.8		5.5				<u> </u>				
High-Level		ViL		2	1.9	<u>  -</u>	-	1.9	-	1.9	_	ViL				1			]		
Output Voltage	Vон	or	-0.02	4.5	4.4	<u> </u>	<u> </u>	4.4	<u> </u>	4.4		or	4.5	4.4	-	-	4.4	-	4,4	-	v
CMOS Loads		V <sub>IH</sub>	ļ	6	5.9	-		5.9	-	5.9	_	Viн		_							
TTL Loads		Vic		<b> </b>	<b> </b>	ļ	<b> </b>	ļ	<b></b>			۷۰				ł		_	3.7	_	v
Non-Standard		or	-7.5	4.5	3.98	-		3.84		3.7		or	4.5	3.98	-	-	3.84	-	3.1	-	Ť
Output		Ин	-10	6	5.48	-	-	5.34	-	5.2	-	ViH	<u> </u>								
Low-Level		ViL		2	-		0.1		0.1		0.1	ViL	4.5		_	0.1		0.1	_	0.1	
Output Voltage	Vol	or	0.02	4.5	-		0.1		0.1	-	0.1	or	4.5	-	-		-	0.1	-	0.1	Ť
CMOS Loads		ViH		6	-	-	0.1		0.1	<u> </u>	0.1	V			┨───			<u> </u>			
		Vil	<u> </u>		<u> </u>				0.00		0.4	Vil	4.5	_		0.26	_	0.33	_	0.4	v
TTL Loads		or	4	4.5			0.26	-	0.33	-		or	4.5	-	_	0.20		0.55		0.4	, i
Standard Output		Vін	5.2	6			0.26		0.33	<u> -</u>	0.4	Vin		<u> </u>	<del> </del>				<u> </u>	<del> </del>	
Input Leakage		Vcc			1		1					Any Voltage									
Current	հ	or		6	-	-	±0.1	-	±1	-	±1	Between	5.5	-		±0.1	-	±1	-	±1	μA
		Gnd					}					V <sub>cc</sub> & Gnd			1						
Quiescent		V	<u> </u>	├			<u> </u>					Vcc a Gilu Vcc		+				1	1-	1	
Device Current	lcc	V <sub>cc</sub> or	0	6			8		80		160	or	5.5	· _	_	в	_	80	_	160	μA
Device Current	1CC	Gnd			-							Gnd			· .	-					•
Additional			1	1	1	L	1	1	<u> </u>	L	L		<u> </u>	†	-			<u>†</u>		1	
Quiescent Device		1											4.5								
Current per input												Vcc -2.1	to	-	100	360	-	450		490	μA
pin: 1 unit load	Δlcc*												5.5								

\*For dual-supply systems theoretical worst case (V<sub>1</sub> = 2.4 V,  $V_{cc}$  = 5.5 V) specification is 1.8 mA.

### HCT Input Loading Table

Input	Unit Loads*
ĪT, ĪĒ	1.5
BI, Dn	0.3

\*Unit Load is  $\Delta I_{cc}$  limit specified in Static Characteristics Chart, e.g., 360  $\mu$ A max. @ 25°C.

## **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	IITS	
	MIN.	MAX.	UNITS
Supply-Voltage Range (For T <sub>A</sub> =Full Package Temperature Range)		1	
Vcc:*			
CD54/74HC Types	2	6	
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, Vi, Vo	0	Vcc	V
Operating Temperature, TA:			
CD74 Types	-40	+85	
CD54 Types	-55	+125	°C
Input Rise and Fall Times, tr, tr:			1
at 2 V	0	1000	
at 4.5 V	0	500	ns
at 6 V	0	400	

\*Unless otherwise specified, all voltages are referenced to Ground.

### SWITCHING CHARACTERISTICS (Vcc=5 V, TA=25°C, Input Inte=6 ns)

			TYPICAL	VALUES	
CHARACTERISTIC		C <sub>L</sub> (pF)	нс	HCT	
Propagation Delay:	t <sub>PLH</sub>	45	05	0.5	
D <sub>n</sub> to Output	<b>t</b> PHL	15	25	25	
	tplH	15	23	23	7
LE to Output	t <sub>PHL</sub>	15	23	23	
	tech	15	18	18	ns ns
BI to Output	<b>TPHL</b>	15	10	10	
	t <sub>PLH</sub>	15	13	13	
LT to Output	<b>t</b> ehl	G	13	13	
Power Dissipation Capacitance*	Cpd	- 1	114	110	pF

\*CPD is used to determine the dynamic power consumption, per package.

 $P_D = C_{PD} V_{CC}^2 fi + \Sigma C_L V_{CC}^2 f_o$  where  $f_i$  = input frequency

fo = output frequency

C<sub>L</sub> = output load capacitance


V<sub>cc</sub> = supply voltage.


### **PRE-REQUISITE FOR SWITCHING FUNCTION**


								LIN	IITS			•			1
		TEST	25°C -40°C t					to +85° C -55° C				+125	1		
CHARACTERISTIC		CONDITIONS	НС		НСТ		74HC		74HCT		54HC		54HCT		UNITS
		V <sub>cc</sub> (V)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
Setup Time,	tsu	2	80	1 –		-	100	1 —	-	-	120	-		-	1
$D_n$ to $\overline{LE}$		4.5	16	-	16	-	20	_	20	_	24	_	24	-	
		6	14	_		_	17		_	_	20				
Hold Time,	tн	2	3	-			3	-	_	—	3	-			ns
D <sub>n</sub> to LE		4.5	3	- 1	5	—	3	-	5	_	3	_	5	_	
		6	3	_		—	3		_	_	3				
Latch Enable		2	80	- 1	-	-	100		_	—	120			-	
Pulse Width,	tw	4.5	16		16	-	20	_	20	_	24		24		MHz
		6	14	_			17		_	_	20	_		_	

		1	I					LIN	ITS						
				25		-4	-40° C to +85° C				-55° C to +125° C				
CHARACTERIS	STIC	Vcc	H	С	H	CT	74	HC	74	ICT	54	HC	541	ICT	UNITS
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay,	t <sub>PLH</sub>	2	-	300	-	-	-	375	-	-	-	450	—	-	
D <sub>n</sub> to Output	<b>t</b> PHL	4.5		60		60	_	75	-	75		90	·	90	ns
•		6	_	51	-	-	_	64		-		77	—	<u> </u>	
	t <sub>PLH</sub>	2	-	270	-	-	-	340	-	-	-	405		-	
LE to Output	t <sub>PHL</sub>	4.5		54	_	54	-	68	-	68		81	—	81	ns
•		6	-	46	_	—	_	58	-		-	69			
	tPLH	2	-	220	-	-	-	275	—	-	-	330	_	-	
BI to Output	<b>t</b> PHL	4.5		44	_	44	—	55	-	55	_	66	—	66	ns
		6		37	—		_	47	_		—	56	<u> </u>	—	
	telH	2	- 1	160	-	-	—	200	—	- 1		240	—	-	
LT to Output	<b>TPHL</b>	4.5	1 -	32	-	33	]	40	_	41	—	48		50	ns
		6		27	_	-	-	34		—		41		-	
	t <sub>THL</sub>	2	- 1	75	1	-	<u> </u>	95	-	-	_	110	—	-	
Transition Time	tTLH	4.5	_	15		15		19	_	19	—	22	-	22	ns
		6	_	13	_	-	-	16	_	_	i —	19	— .	—	
Input Capacitance	Ci	1	- 1	10	1	10	1 -	10	-	10	—	10	-	10	рF


### SWITCHING CHARACTERISTICS (CL=50 pF, Input t, t=6 ns)








Input (LE) to output propagation delays and latch enable pulse width



Input (B1) to output propagation delays.



Note

The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveforms showing the data set-up and hold times for Dn input to LE input.

	54/74HC	54/74HCT	92CM-39899
Input Level	Vcc	3 V	
Switching Voltage, Vs	50% V <sub>cc</sub>	1.3 V	

Fig. 2 - AC waveforms.

573

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated


## **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Product Folder: CD74HC4511, High Speed CMOS Logic BCD-to-7 Segment Latch/Decoder/Driver



The RCA CD54/74HC4511 and CD54/74HCT4511 are BCD-to-7 segment latch/decoder/drivers having four address inputs (D<sub>0</sub>- $D_3$ ), active "Low" blanking and lamp test inputs, and a latch enable input which, when "High", enables the latches to store the BCD inputs. When Latch Enable is "Low", the latches are disabled, making the outputs transparent to the BCD inputs.

These devices have standard-size output transistors but are capable of sourcing (at standard V<sub>OH</sub> levels) up to 7.5 mA at 4.5 V. The HC types can supply up to 10 mA at 6 V.

The CD54HC/HCT4511 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT4511 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

### **TECHNICAL RESOURCES**

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

### DATASHEET

Full datasheet in Acrobat PDF: cd74hc4511.pdf (183 KB) (Updated: 12/02/1998)

Back to Top

Back to Top

Product Folder: CD74HC4511, High Speed CMOS Logic BCD-to-7 Segment Latch/Decoder/Driver

**APPLICATION NOTES** 

Back to Top

View Application Reports for Digital Logic

- CMOS Power Consumption and CPD Calculation (Rev. B) (SCAA035B Updated: 06/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- HCMOS Design Considerations (SCLA007 Updated: 04/01/1996)
- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- SN54/74HCT CMOS Logic Family Applications and Restrictions (SCLA011 Updated: 05/01/1996)
- Selecting the Right Texas Instruments Signal Switch (SZZA030 Updated: 09/07/2001)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (SCLA008 Updated: 04/01/1996)

<b>KELAIED DUCUMENIS</b>	RELATED	DOCUMENTS
--------------------------	---------	-----------

Back to Top

- Advanced Bus Interface Logic Selection Guide (SCYT126, 448 KB Updated: 01/09/2001)
- Documentation Rules (SAP) And Ordering Information (Rev. B) (SZZU001B, 13 KB Updated: 05/06/1999)
- Logic Selection Guide First Half 2002 (Rev. Q) (SDYU001Q, 3368 KB Updated: 12/17/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (Rev. A) (SCAU001A, 850 KB Updated: 03/01/1996)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)

SAMPLES					▲ <u>Back to Top</u>
ORDERABLE DEVICE	PACKAGE	PINS	TEMP (°C)	<u>STATUS</u>	SAMPLES
CD74HC4511M	<u>D</u>	16	-55 TO 125	ACTIVE	<u>Request Samples</u>

PRICING/AVAILABIL	ITY/PKG						<u>Back to Top</u>
ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	<u>PACK QTY</u>	PRICING/AVAILABILITY/PKG
CD74HC4511E	<u>N</u>	16	-55 TO 125	ACTIVE	0.41	25	Check stock or order
CD74HC4511M	D	16	-55 TO 125	ACTIVE	0.41	40	Check stock or order
CD74HC4511PWR	<u>PW</u>	16	-55 TO 125	ACTIVE	0.41	2000	<u>Check stock or order</u>

Table Data Updated on: 5/5/2002

 Products
 Applications
 Support
 TI&ME

 TEXAS INSTRUMENTS
 © Copyright 1995-2002
 Texas Instruments Incorporated. All rights reserved.

 Trademarks
 Privacy Policy
 Terms of Use