

# CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO 2048 x 9-BIT and 4096 x 9-BIT

IDT7203S/L IDT7204S/L

#### **FEATURES:**

- · First-In/First-Out dual-port memory
- 2048 x 9 organization (IDT7203)
- 4096 x 9 organization (IDT7204)
- · Ultra high-speed: 15ns access time
- · Low power consumption
  - Active: 880mW (max.)
  - -- Power-down: 44mW (max.)
- · Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width.
- Pin and functionally compatible with IDT720X family
- . Status Flags: Empty, Half-Full, Full
- Auto retransmit capability
- High-performance CEMOS™ technology
- Military product compliant to MIL-STD-883. Class B
- Standard Military Drawing #5962-88669, 5962-89567. and 5962-89568 are listed on this function.

## **DESCRIPTION:**


The IDT7203/7204 are dual-port memories that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the Write (W) and Read (R) pins. The device has a read/write cycle time of 25ns (40MHz).

The device utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. It also features a Retransmit (RT) capability that allows for reset of the read pointer to its initial position when RT is pulsed low. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7203/7204 is fabricated using IDT's high-speed CEMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.





CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

SEPTEMBER 1990

#### PIN CONFIGURATIONS





Consult Factory for CERPACK Pinout.

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Betine	Commonatal	A A CLIA manus	11-14
Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to + 7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	۰c
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	۰c
TSTG	Storage Temperature	-55 to + 125	-65 to + 155	°C
lout	DC Output Current	50	50	mA

#### NOTE: 26

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	\ \
V <sub>IH</sub> (1)	Input High Voltage Commercial	2.0		-	٧
VIH <sup>(1)</sup>	Input High Voltage Military	2.2	_	_	٧
VIL (2.)	Input Low Voltage Commercial and Military	-		0.8	٧

NOTES:

1. VIH = 2.6V for  $\overline{XI}$  input (commercial). VIH = 2.8V for  $\overline{XI}$  input (military).

2 1 5V undershoots are allowed for 10ns once per cycle.

2861 tbl 04

2001 #4 02

### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		C	203, IDT ommerc = 15, 20	ial		203, IDT Military ta = 20n:		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Li <sup>(1)</sup>	Input Leakage Current (Any Input)	-1		1	-10		10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μА
Vон	Output Logic "1" Voltage, IOH = -2mA	2.4		_	2.4	_		V
Vol	Output Logic "0" Voltage, IOL = 8mA		_	0.4	_		0.4	V
ICC1 <sup>(3,4)</sup>	Active Power Supply Current	_		160	_	<u> </u>	200	mA
ICC2 <sup>(3)</sup>	Average Standby Current, (R = W = RS = FL/RT = VIH)	_		14		_	19	mA
ICC3 (L) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_		8			12	mA

#### NOTES:

- Measurements with 0.4 ≤ Vin ≤ Vcc.
   R ≥ ViH, 0.4 ≤ VouT ≤ Vcc.
- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20 MHz

# DC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		IDT7203, IDT7204   IDT7203, IDT7205   Military   ta = 25, 35, 50, 65   80, 120ns   80, 120ns					io, 65	
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
(1)	Input Leakage Current (Any Input)	-1		-1	-10	-	10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10		10	-10	_	10	μ <b>A</b>
Vон	Output Logic "1" Voltage, IOH = 2mA	2.4	l –	_	2.4	_	_	٧
Vol	Output Logic "0" Voltage, IOL = 8mA		_	0.4	-		0.4	٧
ICC1 (3, 4)	Active Power Supply Current	T —	75	120		100	150	mA
ICC2 <sup>(3)</sup>	Average Standby Current, $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = VIH)$	_	8	12	_	12	25	mA
ICC3 (L) (3)	Power Down Current (All Input = Vcc - 0.2V)	-		2	_	_	4	mA
ICC3 (S) (3)	Power Down Current (All Input = Vcc - 0.2V)	—	I —	8		l —	12	mA

- 1. Measurements with 0.4 ≤ VIN ≤ VCC
- 2. \$\overline{R} ≥ VIH, 0.4 \( \subset \text{VOUT} \( \subset \text{VCC}. \)
- 3. Icc measurements are made with outputs open.
- 4. Tested at f = 20MHz.

# AC ELECTRICAL CHARACTERISTICS(1)

(Commercial:  $VCC = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to +70°C; Military:  $VCC = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to +125°C)

		Comn	nercial	Com'l	. & MII.	Comn	nercial	Mill	tary	
		7203/	04L15	7203/	04L20	7203/	04L25	7203/	04L30	ĺ
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fa	Shift Frequency		40	_	33.3		28.5	5	25	MHz
tRC	Read Cycle Time	25	_	30		35		40		ns
ta	Access Time		15		20		25		30	กร
tra	Read Recovery Time	10	_	1C		10	-	ç	  -  -	ns
trpw	Read Pulse Width <sup>(2)</sup>	15		20	_	25	<b>→</b>	30		ns
truz.	Read Low to Data Bus Low Z <sup>(3)</sup>	5		5	1	5	-	5	_	ns
twLz	Write High to Data Bus Low Z <sup>(3, 4)</sup>	5		5	-	5		.5	-	ns
tov	Data Valid from Read High	5	_	5		5		-5	_	ns
tRHZ	Read High to Data Bus High Z <sup>(3)</sup>	_	15	_	15	- 3	18.,	<b># -</b> -	20	ns
twc	Write Cycle Time	25	_	30	_	35		40	_	ns
twpw	Write Pulse Width <sup>(2)</sup>	15	_	20	_	25		30		ns
twr	Write Recovery Time	10	_	10		10		10	_	ns
tos	Data Set-up Time	11		12	_	15	- <u>-</u>	18 .	_	กร
tDH	Data Hold Time	0	_	0		0	<b>≫</b> —	0	-	ns
trsc	Reset Cycle Time	25	_	30	_ :	35	_	40	_	ns
tRS	Reset Pulse Width <sup>(2)</sup>	15	_	20		25	_	30	_	ns
trss	Reset Set-up Time	15		20		25	_	30	_	ns
trsr	Reset Recovery Time	10		10	100 mm	10	_	10		ns
tRTC	Retransmit Cycle Time	25		30	_	35		40		ns
tRT	Retransmit Pulse Width <sup>(2)</sup>	15	_	20	- <del>-</del> -	25		30		ns
tRTS	Retransmit Set-up Time	15		20		25	_	30	_	กร
tata	Retransmit Recovery Time	10		<sub>.</sub> 10	***	10		10		ns
tEFL	Reset to Empty Flag Low	_	25	-	30	_	35	_	40	ns
tHFH,tFFH	Reset to HF and FF High		25	7 -	30		35	_	40	ns
tREF	Read Low to Empty Flag Low	_	15		<sub>2</sub> 20	_	25	_	30	ns
tRFF	Read High to Full Flag High		18	<u> </u>	20	_	25	_	30	ns
tRPE	Read Pulse Width after EF High	15	75 0	20	_	25		30		ns
twer	Write High to Empty Flag High		18	·	20		25	_	30	ns
twff	Write Low to Full Flag Low	_	15		20		25	_	30	ns
twhF	Write Low to Half-Full Flag Low	<b>—</b> :	25		30	_	35	_	40	ns
trhf	Read High to Half-Full Flag High	_	25		30	_	35	_	40	กร
twpF	Write Pulse Width after FF High	15	·	20	_	25		30	_	ns
txoL	Read/Write Low to XO Low		15		20	_	25	_	30	ns
txoн	Read/Write High to XO High	_	15	_	20	_	25	_	30	ns
txı	Ⅺ Pulse Width <sup>(2)</sup>	15	_	20	_	25		30		ns
txiR	XI Recovery Time	10		10		10	_	10		ns
txis	XI Set-up Time	10		10		10	_	10		ns
OTES	-r ·····-					. •				

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum are not allowed.
  3. Values guaranteed by design, not currently tested.
  4. Only applies to read data flow-through mode.

2661 tbl 05

AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (Continued)
(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C: Military: Vcc = 5V ± 10%, TA = -55°C to +125°C)

	ercial: Vcc = 5V ± 10%, TA =		m'l.	Mili					mercial					
			S/L35 S/L35	72035 72045		72035 72045			S/L65 S/L65		S/L80 S/L80		3/L120 3/L120	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fa	Shift Frequency		22.2	-	20	-	15	_	12.5	ì	10	_	7	MHz
tric	Read Cycle Time	45	_	50	_	65	-	80	_	100	_	140	_	an
ta	Access Time	-	35	_	40		50	-	65	1	80		120	ns
tra	Read Recovery Time	10	_	10	-	15	_	15	-	20	1	20	-	ns
tnpw	Read Pulse Width <sup>(2)</sup>	35	_	40	_	50	_	65	1	80	-	120	_	ns
truz	Read Low to Data Bus Low Z <sup>(3)</sup>	5	_	5	_	10	_	10	-	10	-	10	-	ns
twLz	Write High to Data Bus Low Z(3,4)	10	_	10	_	5	_	5	-	5	ı	5	_	ns
tov	Data Valid from Read Pulse High	5	_	5	-	5	_	5	ı	5	1	5	-	ns
tanz	Read High to Data Bus High Z(3)		20	_	25		30	_	30		30	_	35	ns
twc	Write Cycle Time	45	_	50	_	65	_	80		100	-	140	_	an
twpw	Write Pulse Width (2)	35	_	40		50	-	65	1	80	1	120	ļ	ns
twn	Write Recovery Time	10	_	10		15		15	_	20		20		ns
tos	Data Set-up Time	18	_	20	_	30	1	30	1	40	-	49	ı	ns
tDH	Data Hold Time	0	<u> </u>	0	_	5	-	10	_	10	-	10	_	ns
trsc	Reset Cycle Time	45	_	50	_	65	-	80	_	100	_	140	1	ns
tAS	Reset Pulse Width <sup>(2)</sup>	35		40	-	50	1	65		80	_	120		ns
tass	Reset Set-up Time	35	_	40	_	50	_	65	-	80	_	120	_	ns
tasa	Reset Recovery Time	10	_	10		15	_	15		20	-	20	-	ns
trtc	Retransmit Cycle Time	45		50	-	65		80		100		140		ns
tAT	Retransmit Pulse Width (2)	35		40	_	50		65	<u> </u>	80	_	120	-	ns
tATS	Retransmit Set-up Time (3)	35	_	40	_	50		65		80	_	120		ns
teta	Retransmit Recovery Time	10		10	-	15		15		20		20		ns
tEFL	Reset to Empty Flag Low	_	45	_	50		65	_	80		100	_	140	ns
thfh, tffh	Reset to HF and FF High	_	45		50	-	65	_	80	_	100	_	140	ns
tREF	Read Low to Empty Flag Low	-	30	_	35	_	45	_	60		60	_	60	ns
tRFF	Read High to Full Flag High	-	30		35	-	45		60	L	60	_	60	ns
tRPE	Read Pulse Width after EF High	35	_	40	_	50		65		80		120		ns
twer	Write High to Empty Flag High	_	30	_	35	<u> </u>	45		60	_	60		60	ns
twFF	Write Low to Full Flag Low	_	30	_	35	<u> </u>	45	_	60		60		60	ns
twif	Write Low to Half-Full Flag Low		45	_	50		65	<u> </u>	80	_	100	_	140	ns
trhf	Read High to Half-Full Flag High		45		50	_	65		80		100		140	ns
twpf	Write Pulse Width after FF High	35		40	_	50	_	65		80		120		ns
txoL	Read/Write Low to XO Low		35	_	40		50	_	65		80	-	120	ns
txoн	Read/Write High to XO High		35	_	40		50		65		80	_	120	ns
txi	Ⅺ Pulse Width <sup>(2)</sup>	35		40		50		65		80	_	120		ns
txiR	Ⅺ Recovery Time	10	<u> </u>	10	_	10	_	10		10		10	<u> </u>	ns
txis	又 Set-up Time	15		15	_	15	_	15	<u></u>	15	<u> </u>	15		ns

- Timings referenced as in AC Test Conditions.
   Pulse widths less than minimum are not allowed.
- Values guaranteed by design, not currently tested.
   Only applies to read data flow-through mode.

2661 tbl 05

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2661 lbi 08

2001 thi 00


# CAPACITANCE<sup>(1)</sup> (TA = $\pm 25^{\circ}$ C. f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = OV	8	ρF
Cουτ <sup>(2)</sup>	Output Capacitance	Vout = 0V	12	ρF

NOTES:

1. This parameter is sampled and not 100% tested.

2. With output deselected.



Floure 1 Output Load

Includes jig and scope capacitances.

### **SIGNAL DESCRIPTIONS:**

#### Inputs:

DATA IN (Do-Ds) — Data inputs for 9-bit wide data.

#### Controls:

RESET  $(\overline{RS})$  — Reset is accomplished whenever the Reset  $(\overline{RS})$  input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable  $(\overline{R})$  and Write Enable  $(\overline{W})$  Inputs must be in the high state during the window shown in Figure 2 (i.e. this before the rising edge of  $\overline{RS}$ ) and should not change until this after the rising edge of  $\overline{RS}$ . Half-Full Flag  $(\overline{HF})$  will be reset to high after master Reset  $(\overline{RS})$ .

WRITE ENABLE  $(\overline{W})$  — A write cycle is initiated on the falling edge of this input if the Full Flag  $(\overline{FF})$  is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable  $(\overline{W})$ . Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{HF}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{HF}$ ) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{FF}$ ) will go high after tRFF, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

READ ENABLE  $(\overline{R})$  — A read cycle is initiated on the falling edge of the Read Enable  $(\overline{R})$  provided the Empty Flag  $(\overline{EF})$  is not set. The data is accessed on a First-In/First-Out basis independent of any ongoing write operations. After Read Enable  $(\overline{R})$  goes high, the Data Outputs (Qo through Qs) will return to a high impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag  $(\overline{EF})$  will go low, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag  $(\overline{EF})$  will go high after twef and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{R}$  so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT) — This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In (XI).

The IDT7203/7204 can be made to retransmit data when the Retransmit Enable Control  $(\overline{RT})$  input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable  $(\overline{R})$  and Write Enable  $(\overline{W})$  must be in the high state during retransmit. This feature is useful when less than 2048/4096 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the status of the flags depending on the relative locations of the read and write pointers.

**EXPANSION IN (** $\overline{XI}$ **)** — This input is a dual-purpose pin. Expansion In ( $\overline{XI}$ ) is grounded to indicate an operation in the Single Device Mode. Expansion In ( $\overline{XI}$ ) is connected to Expansion Out ( $\overline{XO}$ ) of the previous device in the Depth Expansion or Daisy Chain Mode.

#### **Outputs:**

FULL FLAG ( $\overline{FF}$ ) — The Full Flag ( $\overline{FF}$ ) will go low, inhibiting further write operations, when the write pointer is equal to the read pointer, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{RS}$ ), the Full Flag ( $\overline{FF}$ ) will go low after 2048 writes for the IDT7203 and 4096 writes for the IDT7204.

**EMPTY FLAG (EF)** — The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

### Expansion Out/Half Full Flag (XO/HF)

This is a dual-purpose output. In the single device mode, when Expansion In  $(\overline{XI})$  is grounded, this output acts as an indication of a half-full memory.


After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to

low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag  $(\overline{HF})$  is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an  $\overline{XO}$  pulse when the Write pointer reaches the last location of memory, and an additional  $\overline{XO}$  pulse when the Read pointer reaches the last location of memory.

#### Data Outputs (Qo-Q8)

Qo-Q8 are data outputs for 9-bit wide data. These outputs are in a high impedance condition whenever Read  $(\overline{R})$  is in a high state.



#### NOTES:

- 1. EF, FF and HF may change status during Reset, but flags will be valid at tRSO
- 2.  $\overline{W}$  and  $\overline{R}$  = VIH around the rising edge of  $\overline{RS}$ .

Flaure 2. Reset




Figure 3. Asynchronous Write and Read Operation

8




Figure 4. Full Flag From Last Write to First Read





Figure 5. Empty Flag From Last Read to First Write



NOTE:

1. EF, FF and HF may change status during Retransmit, but flags will be valid at IRTC.

Figure 6. Retransmit




Figure 7. Empty Flag Timing




Figure 8. Full Flag Timing




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out




Figure 11. Expansion In

#### **OPERATING MODES:**

#### Single Device Mode

A single IDT7203/7204 may be used when the application requirements are for 2048/4096 words or less. The IDT7203/7204 are in a Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (see Figure 12).

#### Width Expansion Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7203/7204s. Any word width can be attained by adding additional IDT7203/7204s.

#### Depth Expansion (Daisy Chain Mode)

The IDT7203/7204 can easily be adapted to applications when the requirements are for greater than 2048/4096 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204s. Any depth can be attained by adding additional IDT7203/7204s. The IDT7203/7204 operates in the Depth Expansion configuration when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

#### Compound Expansion Mode

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).

#### **Bidirectional Mode**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204s as shown in Figure 16. Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{R}$  is used). Both Depth Expansion and Width Expansion may be used in this mode.

#### **Data Flow-Through Modes**

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tWEF + tA) ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the R line is raised from low-to-high, after which the bus would go into a three-state mode after tRHZ ns. The EF line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that R was low, more words can be written to the FIFO (the subsequent writes after the first write edge will deassert the empty flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when  $\overline{R}$  is low. On toggling  $\overline{R}$ , the other words that were written to the FIFO will appear on the output bus as in the read cycle timinas.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being low causes it to be asserted again in anticipation of a new data word. On the  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

6.3





Figure 12. Block Diagram of 2048 x 9/4096 x 9 FIFO Used in Single Device Mode.



NOTE:

Figure 13. Block Diagram of 2048 x 18/4096 x 18 FIFO Memory Used in Width Expansion Mode

Flag detection is accomplished by monitoring the FF, EF and HF signals on either (any) device used in the width expansion configuration.
Do not connect any output control signals together.

#### **TRUTH TABLES**

### TABLE I - RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		Inputs		Interna	I Status		Outputs	
Mode	RS	RT	য়	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment(1)	Х	Х	Х

NOTE:

2661 tbl 10

#### TABLE II - RESET AND FIRST LOAD TRUTH TABLE

DEPTH EXPANSION/COMPOUND EXPANSION MODE

		Inputs		Interna	l Status	Out	iput <b>s</b>
Mode	RS	RT	য়	Read Pointer	Write Pointer	EF	<b>1</b> 7
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	Х	Х	Х	X

NOTES:

2661 tbl 11

1. XI is connected to XO of previous device. See Figure 12.

2. RS = Reset Input, FDRT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output





Figure 14. Block Diagram of 6,144 x 9/12,288 x 9 FIFO Memory (Depth Expansion)

<sup>1.</sup> Pointer will Increment if flag is high.



#### NOTES:

- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Mode




Figure 17. Read Data Flow-Through Mode




Figure 18. Write Data Flow-Through Mode

#### **ORDERING INFORMATION**

