CASILLA BALLA BALL

Plastic SOJ Package (LCC-42P-M01)

Sandrill Market

Plastic TSOP Packages

(FPT-50P-M06)

(Normal Bend)

PRODUCT PROFILE SHEET

MB81V18165A-60/70/60L/70L CMOS 1M X 16BIT HYPER PAGE MODE DYNAMIC RAM

CMOS 1,048,576 x 16BIT Hyper Page Mode Dynamic RAM

The Fujitsu MB81V18165A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V18165A features a "hyper page" mode of operation whereby high-speed random access of up to 1,024 x 16 bits of data within the same row can be selected. The MB81V18165A DRAM is ideally suited for mainframe. buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V18165A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V18165A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V18165A are not critical and all inputs are LVTTL compatible.

PRODUCT LINE & FEATURES

	Standby LVTTL level			MB81V	18165A		
	Parame	(er	-60	-60L	70ns max. 124ns min. 35ns max. 17ns max. 30ns min. 612mW max.		
RAS Acc	ess Time	,	60ns r	nax.	70ns	max.	
Random Cycle Time			104ns	min.	124ns	s min.	
Address	Access T	īme	30ns r	nax.	35ns max.		
CAS Acc	ess Time)	15ns r	nax.	17ns max.		
Hyper Pa	age Mode	Cycle Time	25ns r	nin.	30ns	min.	
	Operatir	ng current	648m\	N max.	612mW max.		
Low Pow- er	Standby	LVTTL level	3.6mW max.	3.6mW max.	3.6mW max.	3.6mW max.	
Dissipation	current CMOS level		1.8mW max.	1.8mW max. 0.54mW max.		0.54mW max	

- 1,048,576 words × 16 bit organization
- · Silicon gate, CMOS, Advanced stacked Capacitor Cell
- All input and output are LVTTL compatible
- 1,024 refresh cycles every 16.4ms
- · Self refresh function
- · Standard and low power versions
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

Package and Ordering Information


- 42-pin plastic (400mil) SOJ, order as MB81V18165A-xxPJ
- 50-pin plastic (400mil) TSOP-II with normal bend leads, order as MB81V18165A-xxPFTN and MB81V18165A-xxLPFTN (Low Power)


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Param eter	Symbol	Value	Unit
Voltage at any pin relative to V _{SS}	$V_{\text{IN}}, V_{\text{OUT}}$	-0.5 to + 4.6	V
Voltage of V_{CC} supply relative to V_{SS}	V _{CC}	-0.5 to + 4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	l _{OUT}	-50 to + 50	mA
Operating Temperature	T _{OPE}	0 to 70	°C
Storage Temperature	T _{STG}	-55 to +125	°C

Permanent device damage may occur if the above Absolute Maximum Ratings NOTE: are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






CAPACITANCE (TA = 25°C, f = 1MHz)

Parameter	Symbol	Max	Unit
Input Capacitance, A0 to A9	C _{IN1}	5	pF
Input Capacitance, RAS, ECAS, UCAS, WE, OE	C _{IN2}	5	pF
Input/Output Capacitance, DQ1 to DQ16	C _{DQ}	7	pF

- PRELIMINARY - Edition 2.0

MB81V18165A-60/70 MB81V18165A-60L/70L

PIN ASSIGNMENTS AND DESCRIPTIONS



MB 81 V18165A-60/70 MB 81 V18165A-60L/70L

RECOMMENDED OPERATING CONDITIONS

Parameter Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp.
Supply Voltage 1	V_{CC}	3.0	3.3	3.6	V	
Supply voltage	V _{SS}	0	0	0	, v	20.0
Input High Voltage, all inputs	V _{IH}	2.0	_	V _{CC} +0.3	٧	0° C to +70° C
Input Low Voltage, all inputs*	V _{IL}	-0.3	_	0.8	٧	

^{* :} Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only ten address bits (A0 to A9) are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS as shown in Figure 1. First, ten row address bits are input on pins A0–through—A9 and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (LCAS or UCAS). Both row and column addresses must be stable on or before the falling edges of RAS and LCAS or UCAS, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or $\overline{LCAS}/\overline{UCAS}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ1-DQ8 is strobed by LCAS and DQ9-DQ16 is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before $\overline{LCAS}/\overline{UCAS}$; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.

t_{CAC} : from the falling edge of TCAS (for DQ1-DQ8) TCAS (for DQ9-DQ16) when t_{RCD} is greater than t_{RCD} (max).

t_{AA} : from column address input when t_{RAD} is greater than t_{RAD} (max.), and t_{RCD} (max.) is satisfied.

 t_{OEA} : from the falling edge of \overline{OE} when \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} .

t_{OEZ} : from OE inactive.

t_{OFF}: from CAS inactive while RAS inactive.
t_{OFR}: from RAS inactive while CAS inactive.
t_{WF7}: from WE active while CAS inactive.

The data remains valid after either OE is inactive, or both RAS and LCAS (and/or UCAS) are inactive, or CAS is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 1,024x16-bits can be accessed and, when multiple MB81V18165As are used, CAS is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when CAS is inactive until CAS is reactivated.

Edition 2.0

MB81V18165A-60/70 MB81V18165A-60L/70L

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

Parameter Notes				Value					
		Symbol	Conditions	Min	Тур	M	ax	Un	
					131	Std power	Low power		
Output high voltage	1	V _{OH}	I _{OH} = −2.0mA	2.4	_	_	_	,	
Output low voltage	1	V _{OL}	I _{OL} = +2.0mA	_	_	0.4	0.4] '	
Input leakage current (any input)		I _{I(L)}	0 V \leq V $_{\rm IN}$ \leq V $_{\rm CC}$; 3.0 V \leq V $_{\rm CC}$ \leq 3.6 V; V $_{\rm SS}$ $=$ 0V; All other pins not under test $=$ 0V	-10	1	10	10	μ	
Output leakage curre	nt	I _{DO(L)}	0V ≤ V _{OUT} ≤ V _{CC} ; Data out disabled	-10	_	10	10		
Operating current (Average power	MB81V18165A-60/60L		RAS & ECAS, UCAS cycling;			180	180		
supply current) 2	MB81V18165A-70/70L	I _{CC1}	t _{BC} = min	_	_	170	170	m	
Standby current	LVTTL level		RAS = LCAS = UCAS = V _{IH}			1.0	1.0	m	
(Power supply current)	CMOS level	CMOS level I _{CC2} RAS = IC		_	_	0.5	150	μ	
Refresh current #1	WIDOT VIOLOGIC CONCOL		LCAS = UCAS = V _{IH} , RAS cycling;			180	180		
(Average power supply current) 2	MB81V18165A-70/70L	ICC3	t _{RC} = min	-	-	170	170	m	
Hyper Page Mode	MB81V18165A-60/60		RAS = V _{IL} , ECAS = UCAS cycling;			11 0	110		
Current 2	HB81V18165A-70/70L	I _{CC4}	t _{HPC} = min	_	_	100	100	m	
Refresh current #2	MB81V18165A-60/60L		RAS cycling;			170	170		
(Average power supply current) 2	MB81V18165A-70/70L	I _{CC5}	CAS-before-RAS; t _{RC} = min	_	_	160	160	m	
Battery backup current	MB81V18165A-60/70		RAS cycling; CAS-before-RAS; $t_{RC} = 16\mu s$ $t_{RAS} = min. to 300ns$ $V_{IH} \ge V_{CC} - 0.2V, V_{IL} \le 0.2V$			2000	_	ц	
(Average power supply current)	MB81V18165A -60L/70L	I _{CC6}	RAS cycling; CAS-before-RAS; $t_{RC} = 128\mu s$ $t_{RAS} = \min$. to 300ns $V_{IH} \ge V_{CC} - 0.2V$, $V_{IL} \le 0.2V$		-	_	300		
Refresh current #3 (Average power	MB81V18165A-60/60L		RAS = VIL, CAS = VIL			1000	250	,,	
supply current)	MB81V18165A-70/70L	I _{CC9}	Self refresh;			1000	250	μ	

MB81V18165A-60/70 MB81V18165A-60L/70L

AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

	_			MB81V18	165A-60/60L	MB81V18	65A-70/70L	
No.	Parameter	Notes	Symbol	Min	Max	Min	Max	Unit
4	Tima Batusan Dafrash	Std power	t _{REF}	_	16.4	_	16.4	
1	Time Between Refresh	Low power	HEF	_	128	_	128	ms
2	Random Read/Write Cycle Time		t _{RC}	104	_	124	_	ns
3	Read-Modify-Write Cycle Time		t _{RWC}	138	_	162	_	ns
4	Access Time from RAS	6,9	t _{RAC}	_	60	_	70	ns
5	Access Time from CAS	7,9	tcac	_	15	_	17	ns
6	Column Address Access Time	8,9	t _{AA}	_	30	_	35	ns
7	Output Hold Time		t _{OH}	3	_	3	_	ns
8	Output Hold Time from CAS		tonc	5	_	5	_	ns
9	Output Buffer Tum On Delay Time		t _{ON}	0	_	0	_	ns
10	Output Buffer Tum Off Delay Time	10	t _{OFF}	_	15	_	17	ns
11	Output Buffer Tum Off Delay Time	rom RAS 10	t _{OFR}	_	15	_	17	ns
12	Output Buffer Tum Off Delay Time	rom WE 10	twez	_	15	_	17	ns
13	Transition Time		t _T	1	50	1	50	ns
14	RAS Precharge Time		t _{RP}	40	_	50	_	ns
15	RAS Pulse Width		t _{RAS}	60	100000	70	100000	ns
16	RAS Hold Time		t _{RSH}	15	_	17	_	ns
17	CAS to RAS Precharge Time	21	t _{CRP}	5	_	5	_	ns
18	RAS to CAS Delay Time	11,12,22	t _{RCD}	14	45	14	53	ns
19	CAS Pulse Width		tcas	10	_	13	_	ns
20	CAS Hold Time		tcsh	40	_	50	_	ns
21	CAS Precharge Time (Normal)	19	t _{CPN}	1 0	_	10	_	ns
22	Row Address Set Up Time		t _{ASR}	0	_	0	_	ns
23	Row Address Hold Time		t _{RAH}	10	_	10	_	ns
24	Column Address Set Up Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		tcah	10	_	10	_	ns
26	Column Address Hold Time from R	AS	t _{AR}	24	_	24	_	ns
27	RAS to Column Address Delay Tim	e 13	t _{RAD}	12	30	12	35	ns
28	Column Address to RAS Lead Time	1	t _{RAL}	30	_	35	_	ns
29	Column Address to CAS Lead Time	1	t _{CAL}	23	_	28	_	ns
30	Read Command Set Up Time		t _{RCS}	0	_	0	_	ns
31	Read Command Hold Time Referenced to RAS	14	t _{RRH}	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	14	t _{RCH}	0		0	_	ns
33	Write Command Set Up Time	15, 20	twcs	0	_	0	_	ns
34	Write Command Hold Time		twch	10	_	10	_	ns
35	Write Hold Time from RAS		twcr	24	_	24	_	ns

Edition 2.0

MB81V18165A-60/70 MB81V18165A-60L/70L

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

	_		MB 81 V18	165A-60/60L	MB81V18		
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Unit
36	WE Pulse Width	t _{WP}	10	_	10	_	ns
37	Write Command to RAS Lead Time	t _{RWL}	15	_	17	_	ns
38	Write Command to CAS Lead Time	tcwL	10	_	13	_	ns
39	DIN Set Up Time	t _{DS}	0	_	0	_	ns
40	DIN Hold Time	t _{DH}	10	_	10	_	ns
41	Data Hold Time from RAS	t _{DHR}	24	_	24	_	ns
42	RAS to WE Delay Time 20	t _{RWD}	77	_	89	_	ns
43	CAS to WE Delay Time 20	t _{CWD}	32	_	36	_	ns
44	Column Address to WE Delay Time 20	t _{AWD}	47	_	54	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh cycles)	t _{RPC}	5	_	5	_	ns
46	CAS Set Up Time for CAS-before- RAS Refresh	t _{CSR}	0	_	0	_	ns
47	CAS Hold Time for CAS-before- RAS Refresh	tchr	10	_	12	_	ns
48	Access Time from OE 9	t _{OEA}	_	15	_	17	ns
49	Output Buffer Turn Off Delay from OE	t _{OEZ}	_	15	_	17	ns
50	OE to RAS Lead Time for Valid Data	t _{OEL}	10	_	10	_	ns
51	OE to CAS Lead Time	t _{COL}	5	_	5	_	ns
52	OE Hold Time Referenced to WE 16	toeh	5	_	5	_	ns
53	OE to Data In Delay Time	t _{OED}	15	_	17	_	ns
54	RAS to Data In Delay Time	t _{RDD}	15	_	17	_	ns
55	CAS to Data In Delay Time	t _{CDD}	15	_	17	_	ns
56	DIN to CAS Delay Time 17	t _{DZC}	0	_	0	_	ns
57	DIN to OE Delay Time 17	t _{DZO}	0	_	0	_	ns
58	OE Precharge Time	t _{OEP}	8	_	8	_	ns
59	OE Hold Time Referenced to CAS	t _{OECH}	10	_	10	_	ns
60	WE Precharge Time	t _{WPZ}	8	-	8	_	ns
61	WE to Data In Delay Time	t _{WED}	15	_	17	_	ns
62	Hyper Page Mode RAS Pulse Width	t _{RASP}	1	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time	tHPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time	t _{HPRWC}	69	_	79	_	ns
65	Access Time from CAS Precharge 9,18	t _{CPA}	_	35	_	40	ns
66	Hyper Page Mode CAS Precharge Time	t _{CP}	10	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	t _{RHCP}	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	t _{CPWD}	52		59		ns

Edition 2.0

MB 81 V18165A-60/70 MB 81 V18165A-60L/70L

Notes:


- Referenced to V_{SS}.
- 2. I_{CC} depends on the output load conditions and cycle rates; The specified values are obtained with the output open. I_{CC} depends on the number of address change as $\overline{RAS} = V_{IL}$ $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3V$. I_{CC1} , I_{CC3} , I_{CC4} and I_{CC5} are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$. I_{CC2} is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3V$. I_{CC6} is measured on condition that all address signals are fixed steady state.
- An initial pause (RAS = CAS = V_{IH}) of 200μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume t_T = 2ns.
- 5. Input voltage levels are 0V and 3.0V, and input reference levels are $V_{IH}(min.)$ and $V_{IL}(max.)$ for measuring timing of input signals. Also, the transition time(t_T) is measured between $V_{IH}(min.)$ and $V_{IL}(max.)$. The output reference levels are V_{OH} =2.0V and V_{OI} =0.8V.
- Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds
- the value shown. Refer to Fig.2 and 3.

 7. If t_{RCD} ≥ t_{RCD} (max), t_{RAD} ≥ t_{RAD} (max), and t_{ASC} ≥ t_{AA} -t_{CAC}-t_T, access time is t_{CAC}.
- If t_{BAD} ≥ t_{BAD} (max) and t_{ASC} ≤ t_{AA} -t_{CAC}-t_T, access time is t_{AA}.
- 9. Measured with a load equivalent to one TTL load and 100pF.
- t_{OFF}, t_{OFR}, t_{WEZ} and t_{OEZ} are specified that output buffer change to high mpedance state.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.

- 12. t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ + t_{ASC} (min).
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 14. Either t_{RBH} or t_{RCH} must be satisfied for a read cycle.
- t_{WCS} is specified as a reference point only. If t_{WCS} ≥ t_{WCS} (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that t_{WCS} < t_{WCS} (min).
- 17. Either tDZC or tDZO must be satisfied.
- t_{CPA} is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than t_{CPA} (max).
- Assumes that CAS-before-RAS refresh.
- 20. t_{WCS}, t_{CWD}, t_{RWD}, t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and D_{OUT} pin will maintain high impedance state through out the entire cycle. If t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{AWD} ≥ t_{AWD} (min) and t_{CPWD} ≥ t_{CPWD} (min) the cycle is a read-modify-write cycle and data from the selected cell will appear at the D_{OUT} pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the D_{OUT} pin, and write operation can be executed by satisfying t_{RWL}, t_{CWL}, and t_{RAL} specifications.
- 21. The last CAS rising edge.
- 22. The first CAS falling edge.

- PRELIMINARY - Edition 2.0

MB81V18165A-60/70 MB81V18165A-60L/70L



FUNCTIONAL TRUTH TABLE

		Clock Input				Add	ress		Input/Output Data				
Operation Mode							L .	DQ1 t	o DQ8	DQ9 to	DQ16	Refresh	Note
	RAS	LCAS	UCAS	WE	ŌĒ	Row	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	-	-	_	High-Z	_	High-Z	-	
Read Cycle	L	L H L	ĦĿĿ	Н	L	Valid	Valid	-	Valid High-Z Valid	-	High-Z Valid Valid	Yes*	t _{RCS} ≥ t _{RCS} (min)
Write Cycle (Early Write)	L	LHL	HLL	L	Х	Valid	Valid	Valid - Valid	High-Z	– Valid Valid	High-Z	Yes*	t _{WCS} ≥ t _{WCS} (min)
Read-Modify- Write Cycle	L	レエー	ĦĻĻ	H → L	L → Н	Valid	Valid	Valid - Valid	Valid High-Z Valid	_ Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	х	Valid	_	_	High-Z	-	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	L	Х	Х	-	_	-	High-Z	-	High-Z	Yes	t _{CSR} ≥ t _{CSR} (min)
Hidden Refresh Cycle	H → L	ΠĦΠ	Ħ니니	н→х	L	_	_	_	Valid High-Z Valid	-	High-Z Valid Valid	Yes	Previous dat is kept


X; "H" or "L"


^{*;} It is impossible in Hyper Page Mode.

Fig. 5 - READ CYCLE - t_{RC} - t_{RAS} t_{AR} RAS tCRP tcsh t_{RP} t_{RSH} LCAS t_{CAS} **UCAS** tcdd t_{RAL} t_{CAL} t_{RAH} t_{ASR} t_{ASC} toFI **⊷** t_{RDD} ← tcol ► COLUMN ADD t_{RCH} twpz WE - taa -- t_{CAC} twed twez t_{RAC} toff F DQ HIGH-Z (Output) VOL t_{DZC} t_{ON} **⊢** toez t_{OEA} DQ HIGH-Z (Input) t_{DZO} toed • Œ "H" or "L" level (excluding Address and DQ) "H" or "L" level, "H \rightarrow L" or "L \rightarrow H" transition (Address and DQ) Valid Data **DESCRIPTION** To implement a read operation, a valid address is latched by the RAS and LCAS or UCAS address strobes and with WE set to a High level and OE set to a low level, the output is valid once the memory access time has elapsed. DQ pins are valid when RAS and CAS are High or until OE goes High. The access time is determined by RAS(I_{BAC}), ICAS/UCAS(t_{CAC}), OE(t_{OEA}) or column addresses (t_{AA}) under the following conditions: If $t_{RCD} > t_{RCD}(max)$, access time = t_{CAC} . If $t_{RAD} > t_{RAD}(max)$, access time = t_{AA} If \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} (whichever occurs later), access time = t_{OEA} .


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after to satisfied.


Edition 2.0
















The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC} , t_{AA} , t_{CPA} , or t_{OEA} , whichever one is the latest in occurring.


DESCRIPTION


Valid Data






write and read-modify-write cycles, t_{CWL} must be satisfied.








- PRELIMINARY - Edition 2.0


MB81V18165A-60/70


MB81V18165A-60L/70L



Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4—milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.





Edition 2.0

MB81V18165A-60/70 MB81V18165A-60L/70L



A special timing sequence using the \overline{CAS} -before- \overline{RAS} refresh counter test cycle provides a convenient method to verify the function of \overline{CAS} -before- \overline{RAS} refresh cycle \overline{CAS} makes a transition from High to Low while \overline{RAS} is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter.

Column Addresses: Bits A0 through A7 are defined by latching levels on A0–A7 at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

			•				
No.	Parameter	Symbol	MB 81 V1 81	65A-60/60L	MB81V181		
140.	rarameter	Symbol	Min	Max	Min	Max	Unit
69	Access Time from CAS	t _{FCAC}	_	50	-	55	ns
70	Column Address Hold Time	t _{FCAH}	35	1	35	_	ns
71	CAS to WE Delay Time	t _{FCWD}	70	1	77	_	ns
72	CAS Pulse width	t _{FCAS}	90	-	99	_	ns
73	RAS Hold Time	t _{FRSH}	90	_	99	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

	No Parameter		MB81V18165A-60/60L		MB81V181	Unit	
NO.	Parameter	Symbol	Min	Max	Min	Max	Unit
74	RAS pulse Width	t RASS	100		100		μs
75	RAS precharge Time	t _{RPS}	104		124		ns
76	CAS Hold Time	t _{CHS}	-50	_	-50	_	ns

Note. Assumes self refresh cycle only.

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator. If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of t_{RASS} (more than 100µs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified t_{CHS} min.. In this time, RAS must be kept "H" with specified tRPS min..

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

Restriction for Self Refresh operation;

For self refresh operation, the notice below must be considered.


- In the case that distributed CBR refresh are operated between read/write cycles
 Self refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within t_{REF} max..
- 2) In the case that burst CBR refresh or distributed/burst RAS only refresh are operated between read/write cycles 1,024 times of burst CBR refresh or 1,024 times of burst RAS only refresh must be executed before and after Self refresh cycles.



* read/write operation can be performed non refresh time within t_{NS} or t_{SN}

PACKAGE DIMENSIONS

(Suffix: -PJ)




Edition 2.0

MB 81 V18165A-60/70 MB 81 V18165A-60L/70L

PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)



- PRELIMINARY Edition 2.0

MB81V18165A-60/70 MB81V18165A-60L/70L

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The products described in this document are not intended for use in equipment requiring high reliability, such as marine relays and medical life—support systems. For such applications, contact your Fujitsu sales representative.

If the products and technologies described in this document are controlled by the Foreign Exchange and Foreign Trade Control Act established in Japan, their export is subject to prior approval based on the said act.

MB 81 V18165A-60/70 MB 81 V18165A-60L/70L

Visit our web site for the latest information:

http://www.fujitsumicro.com

Customer Response Center:

For semiconductor products, flat panel displays, and PC cards in the U.S., Canada and Mexico, please contact the Fujitsu Microelectronics Customer Response Center (CRC). The CRC provides a single point of contact for resolving customer issues and answering technical questions.

Web: Click on Tech Support in the FMI home page, then submit our form

Tel: Telephone: 1-800-866-8608 Monday through Friday, 7 to 5 PST

Outside U.S., Canada & Mexico call: 010-1-408-922-9000 and ask

for the Customer Response Center. (Note: Country Code may vary)

Fax: (408) 922–9179

E-Mail: fmicrc@fmi.fujitsu.com

FJ ID NUMBER DS05-10192-1E

MP-DRAM-DS-20355-9/96