

Features

- Single-voltage Operation
 - 5V Read
 - 5V Reprogramming
- Fast Read Access Time – 55 ns
- Internal Program Control and Timer
- Sector Architecture
 - One 16K Bytes Boot Block with Programming Lockout
 - Two 8K Bytes Parameter Blocks
 - Four Main Memory Blocks (One 32K Bytes, Three 64K Bytes)
- Fast Erase Cycle Time – 4 Seconds
- Byte-by-Byte Programming – 20 μ s/Byte Typical
- Hardware Data Protection
- $\overline{\text{DATA}}$ Polling for End of Program Detection
- Low Power Dissipation
 - 25 mA Active Current
 - 100 μ A CMOS Standby Current
- Typical 10,000 Write Cycles


Description

The AT49F002A(N)(T) is a 5-volt only in-system reprogrammable Flash memory. Its 2 megabits of memory is organized as 262,144 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 55 ns with power dissipation of just 137 mW over the commercial temperature range.


Pin Configurations

Pin Name	Function
A0 - A17	Addresses
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
RESET	RESET
I/O0 - I/O7	Data Inputs/Outputs
DC	Don't Connect


DIP Top View



PLCC Top View



VSOP Top View (8 x 14 mm) or
TSOP Top View (8 x 20 mm)
Type 1



Note: *This pin is a DC on the AT49F002AN(T).



**2-megabit
(256K x 8)
5-volt Only
Flash Memory**

**AT49F002A
AT49F002AN
AT49F002AT
AT49F002ANT**





When the device is deselected, the CMOS standby current is less than 100 μ A. For the AT49F002A(N)(T) pin 1 for the DIP and PLCC packages and pin 9 for the TSOP package are don't connect pins.


To allow for simple in-system reprogrammability, the AT49F002A(N)(T) does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM; it has standard \overline{CE} , \overline{OE} , and \overline{WE} inputs to avoid bus contention. Reprogramming the AT49F002A(N)(T) is performed by erasing a block of data and then programming on a byte by byte basis. The byte programming time is a fast 20 μ s. The end of a program cycle can be optionally detected by the \overline{DATA} polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The device is erased by executing the erase command sequence; the device internally controls the erase operations. There are two 8K byte parameter block sections, four main memory blocks, and one boot block.

The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. The 16K-byte boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is protected from being reprogrammed.

In the AT49F002A(N)(T), once the boot block programming lockout feature is enabled, the contents of the boot block are permanent and cannot be changed. In the AT49F002A(T), once the boot block programming lockout feature is enabled, the contents of the boot block cannot be changed with input voltage levels of 5.5 volts or less.

Block Diagram



Device Operation

READ: The AT49F002A(N)(T) is accessed like an EPROM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention.

COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table. The command sequences are written by applying a low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

RESET: A \overline{RESET} input pin is provided to ease some system applications. When \overline{RESET} is at a logic high level, the device is in its standard operating mode. A low level on the \overline{RESET} input halts the present device operation and puts the outputs of the device in a high impedance state. If the \overline{RESET} pin makes a high to low transition during a program or erase operation, the operation may not be successfully completed and the operation will have to be repeated after a high level is applied to the \overline{RESET} pin. When a high level is reasserted on the \overline{RESET} pin, the device returns to the read or standby mode, depending upon the state of the control inputs. By applying a $12V \pm 0.5V$ input signal to the \overline{RESET} pin, the boot block array can be reprogrammed even if the boot block lockout feature has been enabled (see Boot Block Programming Lockout Override section). The RESET feature is not available for the AT49F002AN(T).

ERASURE: Before a byte can be reprogrammed, the main memory block or parameter block which contains the byte must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is t_{EC} . If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

CHIP ERASE: If the boot block lockout has been enabled, the Chip Erase function will erase Parameter Block 1, Parameter Block 2, Main Memory Block 1-4 but not the boot block. If the Boot Block Lockout has not been enabled, the Chip Erase function will erase the entire chip. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored.



SECTOR ERASE: As an alternative to a full chip erase, the device is organized into sectors that can be individually erased. There are two 8K-byte parameter block sections and four main memory blocks. The 8K-byte parameter block sections and the four main memory blocks can be independently erased and reprogrammed. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling \overline{WE} edge of the sixth cycle while the 30H data input command is latched at the rising edge of \overline{WE} . The sector erase starts after the rising edge of \overline{WE} of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of \overline{WE} or \overline{CE} , whichever occurs last, and the data latched on the rising edge of \overline{WE} or \overline{CE} , whichever occurs first. Programming is completed after the specified t_{BP} cycle time. The \overline{DATA} polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 16K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000 to 03FFF for the AT49F002A(N) while the address range of the boot block is 3C000 to 3FFFF for the AT49F002A(N)T.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed with input voltage levels of 5.5V or less. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out for the AT49F002A(N), and a read from address location 3C002H will show if programming the boot block is locked out for AT49F002A(N)T. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE: The user can override the boot block programming lockout by taking the $\overline{\text{RESET}}$ pin to 12 volts. By doing this, protected boot block data can be altered through a chip erase, sector erase or word programming. When the $\overline{\text{RESET}}$ pin is brought back to TTL levels the boot block programming lockout feature is again active. This feature is not available on the AT49F002AN(T).

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F002A(N)(T) features $\overline{\text{DATA}}$ polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. $\overline{\text{DATA}}$ polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to $\overline{\text{DATA}}$ polling the AT49F002A(N)(T) provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F002A(N)(T) in the following ways: (a) V_{CC} sense: if V_{CC} is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of $\overline{\text{OE}}$ low, $\overline{\text{CE}}$ high or $\overline{\text{WE}}$ high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the $\overline{\text{WE}}$ or $\overline{\text{CE}}$ inputs will not initiate a program cycle.



Command Definition (in Hex)⁽¹⁾

Command Sequence	Bus Cycles	1st Bus Cycle		2nd Bus Cycle		3rd Bus Cycle		4th Bus Cycle		5th Bus Cycle		6th Bus Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{OUT}										
Chip Erase	6	555	AA	AAA ⁽²⁾	55	555	80	555	AA	AAA	55	555	10
Sector Erase	6	555	AA	AAA	55	555	80	555	AA	AAA	55	SA ⁽⁵⁾	30
Byte Program	4	555	AA	AAA	55	555	A0	Addr	D _{IN}				
Boot Block Lockout ⁽³⁾	6	555	AA	AAA	55	555	80	555	AA	AAA	55	555	40
Product ID Entry	3	555	AA	AAA	55	555	90						
Product ID Exit ⁽⁴⁾	3	555	AA	AAA	55	555	F0						
Product ID Exit ⁽⁴⁾	1	XXXX	F0										

Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O7 - I/O0 (Hex). The address format in each bus cycle is as follows: A11 - A0 (Hex); A11 - A17 (don't care).

2. Since A11 is don't care, AAA can be replaced with 2AA.

3. The 16K byte boot sector has the address range 00000H to 03FFFH for the AT49F002A(N) and 3C000H to 3FFFFH for the AT49F002A(N)T

4. Either one of the Product ID Exit commands can be used.

5. SA = sector addresses:

For the AT49F002A(N):

SA = 00000 to 03FFF for BOOT BLOCK

SA = 04000 to 05FFF for PARAMETER BLOCK 1

SA = 06000 to 07FFF for PARAMETER BLOCK 2

SA = 08000 to FFFF for MAIN MEMORY ARRAY BLOCK 1

SA = 10000 to 1FFFF for MAIN MEMORY ARRAY BLOCK 2

SA = 20000 to 2FFFF for MAIN MEMORY ARRAY BLOCK 3

SA = 30000 to 3FFFF for MAIN MEMORY ARRAY BLOCK 4

For the AT49F002A(N)T:

SA = 3C000 to 3FFFF for BOOT BLOCK

SA = 3A000 to 3BFFF for PARAMETER BLOCK 1

SA = 38000 to 39FFF for PARAMETER BLOCK 2

SA = 30000 to 37FFF for MAIN MEMORY ARRAY BLOCK 1

SA = 20000 to 2FFFF for MAIN MEMORY ARRAY BLOCK 2

SA = 10000 to 1FFFF for MAIN MEMORY ARRAY BLOCK 3

SA = 00000 to 0FFFF for MAIN MEMORY ARRAY BLOCK 4

Absolute Maximum Ratings*

Temperature Under Bias.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground.....	-0.6V to +6.25V
All Output Voltages with Respect to Ground.....	-0.6V to V _{CC} + 0.6V
Voltage on \overline{OE} with Respect to Ground.....	-0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC and AC Operating Range

		AT49F002A(N)(T)-55
Operating Temperature (Case)	Com.	0° C - 70° C
	Ind.	-40° C - 85° C
V _{CC} Power Supply		5V ± 10%

Operating Modes

Mode	\overline{CE}	\overline{OE}	\overline{WE}	$\overline{RESET}^{(6)}$	Ai	IO
Read	V _{IL}	V _{IL}	V _{IH}	V _{IH}	Ai	D _{OUT}
Program/Erase ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	V _{IH}	Ai	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	X	V _{IH}	X	High Z
Program Inhibit	X	X	V _{IH}	V _{IH}		
	X	V _{IL}	X	V _{IH}		
Output Disable	X	V _{IH}	X	V _{IH}		High Z
Reset	X	X	X	V _{IL}	X	High Z
Product Identification						
Hardware	V _{IL}	V _{IL}	V _{IH}		A1 - A17 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IL}	Manufacturer Code ⁽⁴⁾
					A1 - A17 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IH}	Device Code ⁽⁴⁾
Software ⁽⁵⁾					A0 = V _{IL} , A1 - A17 = V _{IL}	Manufacturer Code ⁽⁴⁾
					A0 = V _{IH} , A1 - A17 = V _{IL}	Device Code ⁽⁴⁾

- Notes:
- X can be V_{IL} or V_{IH}.
 - Refer to AC Programming Waveforms.
 - V_H = 12.0V ± 0.5V.
 - Manufacturer Code: 1FH, Device Code: 07H - AT49F002A(N), 08H - AT49F002A(N)T
 - See details under Software Product Identification Entry/Exit.
 - This pin is not available on the AT49F002AN(T).

DC Characteristics


Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}		10	μA
I _{LO}	Output Leakage Current	V _{IO} = 0V to V _{CC}		10	μA
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to V _{CC}		100	μA
I _{SB2}	V _{CC} Standby Current TTL	$\overline{CE} = 2.0V$ to V _{CC}		3	mA
I _{CC} ⁽¹⁾	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA		25	mA
V _{IL}	Input Low Voltage			0.8	V
V _{IH}	Input High Voltage		2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.45	V
V _{OH1}	Output High Voltage	I _{OH} = -400 μA	2.4		V
V _{OH2}	Output High Voltage CMOS	I _{OH} = -100 μA; V _{CC} = 4.5V	4.2		V

- Note: 1. In the erase mode, I_{CC} is 90 mA.

AC Read Characteristics


Symbol	Parameter	AT49F002A(N)(T)-55		Units
		Min	Max	
t_{ACC}	Address to Output Delay		55	ns
$t_{CE}^{(1)}$	\overline{CE} to Output Delay		55	ns
$t_{OE}^{(2)}$	\overline{OE} to Output Delay	0	30	ns
$t_{DF}^{(3)(4)}$	\overline{CE} or \overline{OE} to Output Float	0	25	ns
t_{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		ns

AC Read Waveforms (1)(2)(3)(4)




- Notes:
- \overline{CE} may be delayed up to $t_{ACC} - t_{CE}$ after the address transition without impact on t_{ACC} .
 - \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} or by $t_{ACC} - t_{OE}$ after an address change without impact on t_{ACC} .
 - t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (CL = 5 pF).
 - This parameter is characterized and is not 100% tested.

Input Test Waveform and Measurement Level



Output Load Test



Pin Capacitance

$f = 1 \text{ MHz}, T = 25^\circ\text{C}^{(1)}$

Symbol	Typ	Max	Units	Conditions
C_{IN}	4	6	pF	$V_{IN} = 0V$
C_{OUT}	8	12	pF	$V_{OUT} = 0V$


Note: 1. This parameter is characterized and is not 100% tested.

AC Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
t_{AS}, t_{OES}	Address, \overline{OE} Set-up Time	0		ns
t_{AH}	Address Hold Time	25		ns
t_{CS}	Chip Select Set-up Time	0		ns
t_{CH}	Chip Select Hold Time	0		ns
t_{WP}	Write Pulse Width (\overline{WE} or \overline{CE})	25		ns
t_{DS}	Data Set-up Time	25		ns
t_{DH}, t_{OEH}	Data, \overline{OE} Hold Time	0		ns
t_{WPH}	Write Pulse Width High	20		ns

AC Byte Load Waveforms

\overline{WE} Controlled




\overline{CE} Controlled




Program Cycle Characteristics

Symbol	Parameter	Min	Typ	Max	Units
t_{BP}	Byte Programming Time		20	50	μ s
t_{AS}	Address Set-up Time	0			ns
t_{AH}	Address Hold Time	25			ns
t_{DS}	Data Set-up Time	25			ns
t_{DH}	Data Hold Time	0			ns
t_{WP}	Write Pulse Width	25			ns
t_{WPH}	Write Pulse Width High	20			ns
t_{EC}	Erase Cycle Time		4	8	seconds

Program Cycle Waveforms



Sector or Chip Erase Cycle Waveforms




- Notes:
- \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.
 - For chip erase, the address should be 555. For sector erase, the address depends on what sector is to be erased. (See note 4 under command definitions.)
 - For chip erase, the data should be 10H, and for sector erase, the data should be 30H.

Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Units
t_{DH}	Data Hold Time	10			ns
$t_{OE\bar{H}}$	$\bar{O}\bar{E}$ Hold Time	10			ns
t_{OE}	$\bar{O}\bar{E}$ to Output Delay ⁽²⁾				ns
t_{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.
2. See t_{OE} spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Units
t_{DH}	Data Hold Time	10			ns
$t_{OE\bar{H}}$	$\bar{O}\bar{E}$ Hold Time	10			ns
t_{OE}	$\bar{O}\bar{E}$ to Output Delay ⁽²⁾				ns
t_{OEHP}	$\bar{O}\bar{E}$ High Pulse	50			ns
t_{WR}	Write Recovery Time	0			ns


Notes: 1. These parameters are characterized and not 100% tested.
2. See t_{OE} spec in AC Read Characteristics.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




Notes: 1. Toggling either $\bar{O}\bar{E}$ or $\bar{C}\bar{E}$ or both $\bar{O}\bar{E}$ and $\bar{C}\bar{E}$ will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.


Software Product Identification Entry⁽¹⁾



Boot Block Lockout Feature Enable Algorithm⁽¹⁾



Software Product Identification Exit⁽¹⁾



- Notes:
1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).
 2. Boot block lockout feature enabled.

- Notes:
1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).
 2. A1 - A17 = V_{IL} .
 Manufacture Code is read for A0 = V_{IL} ;
 Device Code is read for A0 = V_{IH} .
 Additional Device Code is read for address 0003H
 3. The device does not remain in identification mode if powered down.
 4. The device returns to standard operation mode.
 5. Manufacturer Code: 1FH
 Device Code: 07H - AT49F002A(N)
 08H - AT49F002A(N)T
 Additional Device Code: 0FH - AT49F002A(N)(T)



AT49F002A Ordering Information

t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
55	25	0.1	AT49F002A-55JC	32J	Commercial (0° to 70° C)
			AT49F002A-55PC	32P6	
			AT49F002A-55TC	32T	
			AT49F002A-55VC	32V	
	25	0.1	AT49F002A-55JI	32J	Industrial (-40° to 85° C)
			AT49F002A-55PI	32P6	
			AT49F002A-55TI	32T	
			AT49F002A-55VI	32V	

AT49F002AN Ordering Information

t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
55	25	0.1	AT49F002AN-55JC	32J	Commercial (0° to 70° C)
			AT49F002AN-55PC	32P6	
			AT49F002AN-55TC	32T	
			AT49F002AN-55VC	32V	
	25	0.1	AT49F002AN-55JI	32J	Industrial (-40° to 85° C)
			AT49F002AN-55PI	32P6	
			AT49F002AN-55TI	32T	
			AT49F002AN-55VI	32V	

Package Type	
32J	32-lead, Plastic J-leaded Chip Carrier Package (PLCC)
32P6	32-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32V	32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)

AT49F002AT Ordering Information

t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
55	25	0.1	AT49F002AT-55JC AT49F002AT-55PC AT49F002AT-55TC AT49F002AT-55VC	32J 32P6 32T 32V	Commercial (0° to 70° C)
	25	0.1	AT49F002AT-55JI AT49F002AT-55PI AT49F002AT-55TI AT49F002AT-55VI	32J 32P6 32T 32V	Industrial (-40° to 85° C)


AT49F002ANT Ordering Information

t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
55	25	0.1	AT49F002ANT-55JC AT49F002ANT-55PC AT49F002ANT-55TC AT49F002ANT-55VC	32J 32P6 32T 32V	Commercial (0° to 70° C)
	25	0.1	AT49F002ANT-55JI AT49F002ANT-55PI AT49F002ANT-55TI AT49F002ANT-55VI	32J 32P6 32T 32V	Industrial (-40° to 85° C)

Package Type	
32J	32-lead, Plastic J-leaded Chip Carrier Package (PLCC)
32P6	32-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32V	32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)

Packaging Information

32J – PLCC



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	3.175	–	3.556	
A1	1.524	–	2.413	
A2	0.381	–	–	
D	12.319	–	12.573	
D1	11.354	–	11.506	Note 2
D2	9.906	–	10.922	
E	14.859	–	15.113	
E1	13.894	–	14.046	Note 2
E2	12.471	–	13.487	
B	0.660	–	0.813	
B1	0.330	–	0.533	
e	1.270 TYP			

- Notes:
1. This package conforms to JEDEC reference MS-016, Variation AE.
 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010" (0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01



2325 Orchard Parkway
San Jose, CA 95131

TITLE

32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)


DRAWING NO.

32J

REV.

B

32P6 – PDIP



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	-	-	4.826	
A1	0.381	-	-	
D	41.783	-	42.291	Note 1
E	15.240	-	15.875	
E1	13.462	-	13.970	Note 1
B	0.356	-	0.559	
B1	1.041	-	1.651	
L	3.048	-	3.556	
C	0.203	-	0.381	
eB	15.494	-	17.526	
e	2.540 TYP			

Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

09/28/01



2325 Orchard Parkway
San Jose, CA 95131

TITLE

32P6, 32-lead (0.600"/15.24 mm Wide) Plastic Dual In-line Package (PDIP)

DRAWING NO.



32P6

REV.

B



32T – TSOP



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	1.20	
A1	0.05	–	0.15	
A2	0.95	1.00	1.05	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
c	0.10	–	0.21	
e	0.50 BASIC			

- Notes:
1. This package conforms to JEDEC reference MO-142, Variation BD.
 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
 3. Lead coplanarity is 0.10 mm maximum.

10/18/01



2325 Orchard Parkway
San Jose, CA 95131

TITLE

32T, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP)



DRAWING NO.

32T

REV.

B

32V – VSOP



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	1.20	
A1	0.05	–	0.15	
A2	0.95	1.00	1.05	
D	13.80	14.00	14.20	
D1	12.30	12.40	12.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
c	0.10	–	0.21	
e	0.50 BASIC			

- Notes:
1. This package conforms to JEDEC reference MO-142, Variation BA.
 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
 3. Lead coplanarity is 0.10 mm maximum.

10/18/01



2325 Orchard Parkway
San Jose, CA 95131

TITLE

32V, 32-lead (8 x 14 mm Package) Plastic Thin Small Outline Package, Type I (VSOP)

DRAWING NO.

32V

REV.

B





Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl
Route des Arsenalux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500

Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site

<http://www.atmel.com>

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel® and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.



Printed on recycled paper.