FEATURES

- BCD, bi-guinary, binary counting modes
- Asynchronous clear
- Fully programmable
- May be used as 4-Bit latches

DESCRIPTION

These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divideby-five counter (LS196) or a divide-by-two and a divideby-eight counter (LS197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.


During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

TYPICAL COUNT CONFIGURATIONS

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- 1. When used as a binary-coded-decimal decade counter. the clock-2 input must be externally connected to the Q. output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at the right.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the Q₀ output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output Q, in accordance with the bi-quinary function table.
- 3. For operation as a divide-by-two counter and a divide-byfive counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-bytwo function. The clock-2 input is used to obtain binary divide-by-five operation at the Q_B, Q_C, and Q_D outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.



PIN-OUT DIAGRAM

LS196 **FUNCTION TABLES**

Die Size .062 x .074 (both types)

DECADE (BCD) (See Note A)

BI-QUINARY (5-2) (See Note B) CHITCHITC

0 1 2 3	-	OUTPUTS								
000111	ΩD	αc	QΒ	C _A L H L H L	ı					
0	L	L	L	L	ı					
1	L	L	L	н	ı					
2	L	L	Н	L	l					
3	L,	L	н	н	ı					
4	L	Н	L	L						
5	L	Н	L	н						
6	Ł.	н	н	L						
7	L	Н	н	Н						
8	н	L	L	L.						
9	н	L	L	н.						

COUNT	,	OUTPUTS								
COOK	Q _A	αD	аc	σB						
0	L	L	L	L						
1	L	L	L	н						
2	L	L	н	L						
3	L	L	н	н						
4	L	Н	L	L						
. 5	н	L	L	L						
6	н	L	L	н						
7	н	L	н	L						
. 8	н	L	Н	н						
. 9	н	Н	L	L						

H = high level, L = low level

NOTES: A. Output QA connected to clock-2 input.

B. Output Qp connected to clock-1 input.



LS197

LS197

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:


- When used as a high-speed 4-bit ripple-through counter, output Q_A must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the Q_A, Q_B, Q_C, Q_D output as shown in the function table at right.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the QB, QC, and QD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit-ripple-through counter.

OUTPUTS COUNT QD QC QB QA τ 2 н L н н 3 1 5 L н Н L 8 10 11 н L L 12 L 13 н н н 14 н н н L


LS197
FUNCTION TABLE
(See Note A)

H = high level, L = low level
NOTE A: Output Q_A connected to
clock-2 input.

LOGIC DIAGRAM LS196



LOGIC DIAGRAM LS197





Presettable 4-Bit Binary Ripple Counter

LS197

Recommended Operating Conditions

		9	LS/54L	s		T				
		Min	Nom	Max	Min	Nom	Max	Unit		
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.75	V		
High-level output current, IOH				-400			-400	μA		
Low-level output current, IOL				4			8 m			
Count frequency	Clock-1 input	0			0		 	MHz		
	Clock-2 input	0			0					
	Clock-1 input	20			20					
Pulse width, t _w	Clock-2 input	30			30			ns		
	Clear	15			15	-				
	Load	20			20			1		
Input hold time, thold	High-level data	t _w (load)						ns		
mpartiola cirio, thola	Low-level data	tw (load)								
Input setup time, t _{setup}	High-level data	10			10					
mpat setup time, tsetup	Low-level data	15			15			ns		
Count enable time, t _{enable} (see Note 1)		20			20			ns		
Operating free-air temperature, TA		-55		125	0		70	°C		

NOTE1:

Count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

Electrical Characteristics Over Recommended Free-Air Temperature Range (Unless Otherwise Noted)

	Parameter	Test Conditions*		9LS/54L	S		Unit		
	arameter	Test Conditions	Min	Typ**	Max	Min	Typ**	Max	Unit
ViH			2			2			v
VIL					0.7			0.8	V
Vı		V_{CC} =MIN, I_{L} = -18mA V_{CC} =MIN, V_{IH} =2V,		1	-1.5			-1.5	V
VOH	1	V _{CC} =MIN, V _{IH} =2V, V _{IL} =V _{IL} max, I _{OH} =-400μA	2.5	3.4		2.7	3.4		V
Vol		V _{CC} =MIN, V _{IH} =2V, I _{OL} =4m	Α¶	0.25	0.40		0.25	0.40	v
• • OL		V _{IL} =V _{IL} max I _{OL} =8m	A				0.35	0.50	1 °
I _I	Data, count/load				0.1			0.1	
	Clear, clock 1	$V_{CC}=MAX$, $V_{1}=7.0V$			0.2			0.2	
	Clock 2 of LS196	^CC-141∀√' ∧√I=\\``O\		[0.4			0.4	mA
	Clock 2 of LS197				0.2			0.2	1
	Data, count/load			1	20			20	
1	Clear, clock 1	V -MAY V-27V			40			40	١.
ΙН	Clock 2 of LS196	V _{CC} =MAX, V _f =2.7V			80			80	μΑ
	Clock 2 of LS197				40			40	1
	Data, count/load				-0.4			-0.4	
	Clear				-0.8			-0.8	
HL	Clock 1	V _{CC} =MAX, V _I =0.4V			-2.4			-2.4	mA
	Clock 2 of LS196				-2.8			-2.8	
	Clock 2 of LS197				-1.3			-1.3	
los		V _{CC} =MAX	-15		-100	-15		-100	mA
lcc1	†	V _{CC} =MAX		12	20		12	20	mA

^{*}For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable

^{††}I_{CC} is measured with all inputs grounded and all outputs open.



^{**}All typical values are at V_{CC} = 5V, T_A = 25°C.

†Not more than one output should be shorted at a time.

[¶]QA outputs are tested at specified IOL plus the limit value of IIL for the clock-2 input. This permits driving the clock-2 input while maintaining full fan-out capability.

Presettable 4-Bit Binary Ripple Counter

Switching Characteristics, V_{cc} = 5V Over Recommended Free-Air Temperature Range

F		From	То	−55°C				+25°C		+125°C			Unit	
Par	ameter	(input)	(output)	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Offic	
Test C	onditions: C	= 15pF, R _L =	2kΩ (See Fig. A	on page	2-174)	-								
	LS196	Clock 1	Q _A				45	70			1		MHz	
f _{max}	LS197	Clock 1	QA				45	60					MHz	
tPLH					10	15	-	8	12		10	15	ns	
t _{PHL}	LS196	Clock 1	Q_{A}		14	19		12	16		14	19		
t _{PLH}					10	15		8	12		10	15	ns	
t _{PHL}	LS197	Clock 1	Q_A		14	19		12	16		14	19		
tpLH			0		13	18		11	15		13	18_	ns	
t _{PHL}	- L3130 CIOCK 2	QΒ		16	22		14	19		16	22			
tPLH					12	18		10	15		12	18	ns	
tPHL	LS197	7 Clock 2	LS197 Clock 2	QΒ		15	21	T	13	18		15	21_	
tPLH						24	37		22	34		24	37	ns
t _{PHL}	LS196 Clock 2	2 Q _C		31	43		29	40		31	43	 		
tPLH						24	37		22	34		24	37	ns
tpHL	LS197	Clock 2	αc		28	37		26	34		28	37		
tPLH				13	21		11	18		13	21	ns		
tpHL	LS196	Clock 2	Q_D		18	23		16	20		18	23		
tPLH					36	55		34	50		36	55_	ns	
tPHL	LS197	Clock 2	Q _D	,	42	60		40	55		42	60		
tPLH	<u> </u>				14	22		12	18		14	22	ns	
tPHL	LS196	A, B, C, D	Q_A, Q_B, Q_C, Q_C		23	38	1	_ 21	34		23	38		
tPLH	 				23	22		21	18		23	22	ns	
tPHL	LS197	A, B, C, D	Q_A, Q_B, Q_C, Q_D		23	38_		21	34	<u> </u>	23	38	<u> </u>	
t _{PLH}	 		A		22	34		20	30		22	34	ns	
tPHL	LS196	LS196 Load	Any		33	49		31	45		33	49		
t _{PLH}	 		1		_22	34		20	30		22	34_	ns	
t _{PHL}	LS197	Load	Any		33	49		31	45		33	49	<u> </u>	
t _{PHL}		Clear	Any		34	49	T	32	45		34	49	ns	
	LS196 LS197	Clear	Any		34	49		32	45		34	49	"	
t _{PHL}	LOIS/	1 0,00.	1				<u> </u>							

Note: AC specification shown under -55°C and +125°C are for 9LS devices only. All 50pF specifications are for 9LS only.



Presettable 4-Bit Binary Ripple Counter

LS197

Switching Characteristics, $V_{cc} = 5V$ Over Recommended Free-Air Temperature Range

Dar	rameter	From	То		-55°C			+25°C		+125°C				
		(Input)	(output)	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
Test C	onditions: C	_ = 50pF, R _L =	:2kΩ (See Fig. A	, page 2	174)				<u> </u>			1		
f _{max}	LS196	Clock 1	QA				48	74		<u> </u>			MHz	
f _{max}	LS197	Clock 1	Q _A				48	64		 -	 		MHz	
t _{PLH}	— Loiyo i Cincki	Q _A		14	20		11	16		14	20			
tpHL		GIOCK I	U _A		18	24		15	20		18	24	ns	
^t PLH	LS197 Clock	Clock 1	QA		14	20		11	16		14	20		
tpHL		O/OUK /	- A		18	24		15	20		18	24	ns	
t _{PLH}	L3130 / Clock 2	Q _B		17	23		14	19		17	23			
tPHL			↓		20	27		17	23		20	27	ns	
^t PLH	LS197	Clock 2	Q _B		16	23		13	19		16	23	200	
tPHL					19	26		16	22		19	26	ns	
t _{PLH}	LS196	Clock 2	Clock 2	Q_{C}		28	42		25	38		28	42	
t _{PHL}					35	48		32	44		35	48 ns	115	
tPLH	LS197	Clock 2	Q_{C}	,	28	42		25	38		28	42	ns	
tPHL					32	42		29	38		32	42	113	
t _{PLH}	LS196	Clock 2	α_{D}		_17	26		14	_22		17	26	ns	
tpHL					22	_27		19	24		22	27	113	
tpLH	LS197	Clock 2	Q _D		40	60		37	54		40	60	пs	
tPHL					46	65		43	59		46	65	113	
t _{PLH}	LS196	A, B, C, D	a_A, a_B, a_C, a_D		18	27		15	22		18	27	ns	
t _{PHL}			1		27	43		24	38		27	43	113	
tPLH	LS197	A, B, C, D	a_A, a_B, a_C, a_D		27	27		24	22		27	27	ns	
tPHL.					27	43		24	38		27	43	113	
t _{PLH}	LS196	Load	Any		26	39		23	34		26	39	ns	
t _{PHL}			-		37	54		34	49		37	54		
t _{PLH}	LS197	Load	Any		26	39		23	34		26	39	ns	
t _{PHL}					37	54		34	49		_37	54	113	
tPHL	LS196	Clear	Any		38	54		35	49		38	54		
t _{PHL}	LS197	Clear	Any	İ	38	54	T	35	49		38	54	ns	

Note: AC specification shown under -55°C and +125°C are for 9LS devices only. All 50pF specifications are for 9LS only.

