

TC74AC160P/F/FN, TC74AC161P/F/FN, TC74AC162P/F/FN, TC74AC163P/F/FN

SYNCHRONOUS PRESETTABLE 4-BIT COUNTER

TC74AC160P/F/FN DECADE, ASYNCHRONOUS CLEAR
TC74AC161P/F/FN BINARY, ASYNCHRONOUS CLEAR
TC74AC162P/F/FN DECADE, SYNCHRONOUS CLEAR
TC74AC163P/F/FN BINARY, SYNCHRONOUS CLEAR

The TC74AC160, 161, 162 and 163 are advanced high speed CMOS SYNCHRONOUS PRESETTABLE COUNTERs fabricated with silicon gate and double-layer metal wiring C²MOS technology.

They achieve the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The TC74AC160/162 are BCD decade counters and the TC74AC161/163 are 4 bit binary counters.

The CK input is active on the rising edge. Both LOAD and CLR inputs are active when low.

Presetting of all four IC's is synchronous to the rising edge of CK.


The clear function of the TC74AC162/163 is synchronous to CK, while the TC74AC160/161 are cleared asynchronously.

Two enable inputs (ENP and ENT) and CARRY OUTPUT are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed f_{MAX}=170MHz(typ.) at V_{CC}=5V
- Low Power Dissipation I_{CC}=8 μA (Max.) at T_A=25°C
- High Noise Immunity V_{NH}=V_{NL}=28% V_{CC} (Min.)
- Symmetrical Output Impedance |I_{OH}|=|I_{OL}|=24mA (Min.)
Capability of driving 50Ω transmission lines.
- Balanced Propagation Delays t_{PLH}=t_{PHL}
- Wide Operating Voltage Range ... V_{CC}(opr)=2V~5.5V
- Pin and Function Compatible with 74F 160/161/162/163




PIN ASSIGNMENT




IEC LOGIC SYMBOL


TC74AC160




TC74AC161



TC74AC162



TC74AC163



TC74AC160P/F/FN, TC74AC161P/F/FN, TC74AC162P/F/FN, TC74AC163P/F/FN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 6.0	V
DC Input Voltage	V_{IN}	-0.5 ~ V_{CC} + 0.5	V
DC Output Voltage	V_{OUT}	-0.5 ~ V_{CC} + 0.5	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 50	mA
DC Output Current	I_{OUT}	± 50	mA
DC V_{CC} /Ground Current	I_{CC}	± 125	mA
Power Dissipation	P_D	500(DIP)*/180(SOP)	mW
Storage Temperature	T_{STG}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2.0 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	dt/dv	0 ~ 100 ($V_{CC} = 3.3 \pm 0.3\text{V}$) 0 ~ 20 ($V_{CC} = 5 \pm 0.5\text{V}$)	ns/v

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.50	—	—	1.50	—	V
			3.0	2.10	—	—	2.10	—	
			5.5	3.85	—	—	3.85	—	
Low-Level Input Voltage	V_{IL}		2.0	—	—	—	0.50	—	V
			3.0	—	—	—	0.90	—	
			5.5	—	—	—	1.65	—	
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -50\mu\text{A}$	2.0	1.9	2.0	—	1.9	V
			$I_{OH} = -4\text{mA}$	3.0	2.9	3.0	—	2.9	
			$I_{OH} = -24\text{mA}$	4.5	3.94	4.5	—	4.4	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 75\text{mA}^*$	3.0	2.58	—	—	2.48	V
			$I_{OL} = 12\text{mA}$	4.5	3.94	—	—	3.80	
			$I_{OL} = 24\text{mA}$	5.5	—	—	—	3.85	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	$I_{OL} = 75\text{mA}^*$	2.0	—	0.0	0.1	—	μA
			$I_{OL} = 12\text{mA}$	3.0	—	0.0	0.1	—	
			$I_{OL} = 24\text{mA}$	4.5	—	0.0	0.1	—	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	$I_{OL} = 75\text{mA}^*$	3.0	—	—	0.36	—	μA
			$I_{OL} = 12\text{mA}$	4.5	—	—	0.36	—	
			$I_{OL} = 24\text{mA}$	5.5	—	—	—	—	

* : This spec indicates the capability of driving 50Ω transmission lines.
One output should be tested at a time for a 10ms maximum duration.

TOSHIBA CORPORATION

TC74AC160P/F/FN, TC74AC161P/F/FN, TC74AC162P/F/FN, TC74AC163P/F/FN

TRUTH TABLE

TC74AC160/161					TC74AC162/163					OUTPUTS				FUNCTION
INPUTS				INPUTS										
CLR	LD	ENP	ENT	CK	CLR	LD	ENP	ENT	CK	Q _A	Q _B	Q _C	Q _D	
L	X	X	X	X	L	X	X	X	—	L	L	L	L	RESET TO "0"
H	L	X	X	—	H	L	X	X	—	A	B	C	D	PRESET DATA
H	H	X	L	—	H	H	X	L	—	NO CHANGE				NO COUNT
H	H	L	X	—	H	H	L	X	—	NO CHANGE				NO COUNT
H	H	H	H	—	H	H	H	H	—	COUNT UP				COUNT
H	X	X	X	—	X	X	X	X	—	NO CHANGE				NO COUNT


Note X : Don't care

A, B, C, D : Logic Level of Data Inputs

Carry : CARRY=ENT·Q_A·Q_B·Q_C·Q_D.....(TC74AC160/162)


CARRY=ENT·Q_A·Q_B·Q_C·Q_D.....(TC74AC161/163)

TIMING CHART (TC74AC160/162: DECADE COUNTER)



**TC74AC160P/F/FN, TC74AC161P/F/FN,
TC74AC162P/F/FN, TC74AC163P/F/FN**


TIMING CHART (TC74AC161/163: BINARY COUNTER)



TC74AC160P/F/FN, TC74AC161P/F/FN, TC74AC162P/F/FN, TC74AC163P/F/FN

SYSTEM DIAGRAM

TC74AC160/TC74AC162



*TRUTH TABLE OF INTERNAL F/F


TC74AC160					TC74AC162				
D	CK	R	Q	\bar{Q}	D	CK	R	Q	\bar{Q}
X	X	H	L	H	X	Σ	H	L	H
L	Σ	L	L	H	L	Σ	L	L	H
H	Σ	L	H	L	H	Σ	L	H	L
X	Σ	L	NO CHANGE		L	Σ	L	NO CHANGE	

X : Don't Care

TC74AC160P/F/FN, TC74AC161P/F/FN, TC74AC162P/F/FN, TC74AC163P/F/FN

SYSTEM DIAGRAM

TC74AC161/TC74AC163



*TRUTH TABLE OF INTERNAL F/F

TC74AC161					TC74AC163				
D	CK	R	Q	\bar{Q}	D	CK	R	Q	\bar{Q}
X	X	H	L	H	X	✓	H	L	H
L	✓	L	L	H	L	✓	L	L	H
H	✓	L	H	L	H	✓	L	H	L
X	✓	L	NO CHANGE		L	✓	L	NO CHANGE	

X : Don't Care

**TC74AC160P/F/FN, TC74AC161P/F/FN,
TC74AC162P/F/FN, TC74AC163P/F/FN**

TIMING REQUIREMENTS (Input $t_r=t_f=3\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			LIMIT	UNIT
			V_{CC}	TYP.	LIMIT		
Minimum Pulse Width (CK)	$t_{W(L)}$		3.3 ± 0.3	—	7.0	7.0	ns
			5.0 ± 0.5	—	5.0	5.0	
	$t_{W(H)}$		3.3 ± 0.3	—	7.0	7.0	
			5.0 ± 0.5	—	5.0	5.0	
	$t_{W(L)}$		3.3 ± 0.3	—	7.0	7.0	
			5.0 ± 0.5	—	5.0	5.0	
	t_s		3.3 ± 0.3	—	11.0	13.0	
			5.0 ± 0.5	—	7.0	7.0	
Minimum Set-up Time (LOAD, ENP, ENT)	t_s		3.3 ± 0.3	—	8.0	8.0	
			5.0 ± 0.5	—	4.0	4.0	
Minimum Set-up Time (A, B, C, D)	t_s		3.3 ± 0.3	—	6.0	6.0	
			5.0 ± 0.5	—	4.0	4.0	
Minimum Set-up Time (CLR)++	t_s		3.3 ± 0.3	—	6.0	6.0	
			5.0 ± 0.5	—	4.0	4.0	
Minimum Hold Time	t_h		3.3 ± 0.3	—	1.0	1.0	
			5.0 ± 0.5	—	1.0	1.0	
Minimum Removal Time (CLR)•	t_{rem}		3.3 ± 0.3	—	6.0	6.0	
			5.0 ± 0.5	—	4.0	4.0	

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, $R_L=500\Omega$, Input $t_r=t_f=3\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40\sim85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		
Propagation Delay Time (CK-Q)	t_{PLH}		3.3 ± 0.3	—	8.8	15.8	1.0	18.0	
			5.0 ± 0.5	—	6.5	9.6	1.0	11.0	
Propagation Delay Time (CK-CARRY, Count Mode)	t_{PLH}		3.3 ± 0.3	—	10.4	18.4	1.0	21.0	
			5.0 ± 0.5	—	8.1	11.8	1.0	13.5	
Propagation Delay Time (CK-CARRY, Preset MODE)	t_{PLH}		3.3 ± 0.3	—	12.9	22.4	1.0	25.5	
			5.0 ± 0.5	—	9.1	13.2	1.0	15.0	
Propagation Delay Time (ENT-CARRY)	t_{PLH}		3.3 ± 0.3	—	7.5	13.2	1.0	15.0	
			5.0 ± 0.5	—	5.8	8.3	1.0	9.5	
Propagation Delay Time (CLR-Q)•	t_{PLH}		3.3 ± 0.3	—	10.6	18.4	1.0	21.0	
			5.0 ± 0.5	—	7.7	11.4	1.0	13.0	
Propagation Delay Time (CLR-CARRY)•	t_{PLH}		3.3 ± 0.3	—	12.0	21.0	1.0	24.0	
			5.0 ± 0.5	—	8.6	12.7	1.0	14.5	
Maximum Clock Frequency	f_{MAX}		3.3 ± 0.3	50	110	—	50	—	MHz
			5.0 ± 0.5	90	140	—	90	—	
Input Capacitance	C_{IN}			—	5	10	—	10	pF
Power Dissipation Capacitance	$C_{PD}(I)$			—	85	—	—	—	

TC74AC160P/F/FN, TC74AC161P/F/FN, TC74AC162P/F/FN, TC74AC163P/F/FN

Note(1) C_{HD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC\text{ (avg)}} = C_{HD} \cdot V_{CC} \cdot f_N + I_{CC}$$

When the outputs drive a capacitive load, total current consumption is the sum of C_{HD} , and ΔI_{CC} which is obtained from the following formula:

In case of TC74AC160/162:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \left(\frac{C_{QA}}{2} + \frac{C_{QB}}{5} + \frac{C_{QC}}{10} + \frac{C_{QD}}{10} + \frac{C_{CO}}{10} \right)$$

In case of TC74AC161/163:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \left(\frac{C_{QA}}{2} + \frac{C_{QB}}{4} + \frac{C_{QC}}{8} + \frac{C_{QD}}{16} + \frac{C_{CO}}{16} \right)$$

$C_{QA} \sim C_{QD}$ and C_{CO} are the capacitances at QA~QD and CARRY OUT, respectively.
 f_{CK} is the input frequency of the CK.


- (2) * for TC74AC160/161 only
* for TC74AC162/163 only

TC74AC160P/F/FN, TC74AC161P/F/FN, TC74AC162P/F/FN, TC74AC163P/F/FN

SWITCHING CHARACTERISTICS TEST WAVEFORM


COUNT MODE

(Fig. 1)




CLEAR MODE (TC74AC160/161)

(Fig. 4)




PRESET MODE

(Fig. 2)




CLEAR MODE (TC74AC162/163)

(Fig. 5)




COUNT ENABLE MODE

(Fig. 3)



CASCADE MODE
(Fix Maximum Count)

(Fig. 6)



TC74AC160P/F/FN, TC74AC161P/F/FN, TC74AC162P/F/FN, TC74AC163P/F/FN

TYPICAL APPLICATION

PARALLEL CARRY N-BIT COUNTER

