

Buffers

FAST Products

FEATURES

- High Impedance NPN base inputs for reduced loading (20 μ A in High and Low states)
- I_{IH} is 20 μ A vs FAST family spec of 600 A and 1000 A for AMD 29827/29828 series
- Ideal where high speed, light bus loading and increased fan-in are required
- Controlled rise and fall times to minimize ground bounce
- Glitch free power up in 3-state
- Flow through pinout architecture for microprocessor oriented applications
- Outputs sink 64mA
- Slim 300 mil-wide plastic 24-pin package
- Pinout and function compatible with AMD 29827/29828 series

DESCRIPTION

The 74F827 and 74F828 10-bit buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. They have NOR Output Enables ($\overline{OE}_0, \overline{OE}_1$) for maximum control flexibility.

The 'F827 and 'F828 are functionally and pin compatible to AMD AM29827 and AM 29828.

The 'F828 is an inverting version of 'F827.

74F827 10-Bit Buffer/Line Driver, Non-Inverting (3-State)

74F828 10-Bit Buffer/Line Driver, Inverting (3-State)

Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F827	6.0ns	60mA
74F828	6.0ns	55mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
24-Pin Plastic DIP (300 mil)	N74F827N, N74F828N
24-Pin Plastic SOL	N74F827D, N74F828D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$D_0 - D_9$	Data inputs	1.0/0.033	20 μ A/20 μ A
$\overline{OE}_0, \overline{OE}_1$	Output enable inputs (active Low)	1.0/0.033	20 μ A/20 μ A
$Q_0 - Q_9$	Data outputs ('F827)	1200/106.7	24mA/64mA
$\overline{Q}_0 - \overline{Q}_9$	Data outputs ('F828)	1200/106.7	24mA/64mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)




Buffers

FAST 74F827, 74F828


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



FUNCTION TABLE

INPUTS		OUTPUTS		OPERATING MODE
		'F827	'F828	
\overline{OE}_n	D_n	Q_n	\overline{Q}_n	
L	L	L	H	Transparent
L	H	H	L	Transparent
H	X	Z	Z	High impedance

- H = High voltage level
- L = Low voltage level
- X = Don't care
- Z = High impedance "off" state

Buffers

FAST 74F827, 74F828

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	-0.5 to +7.0	V
V_{IN}	Input voltage	-0.5 to +7.0	V
I_{IN}	Input current	-30 to +5	mA
V_{OUT}	Voltage applied to output in High output state	-0.5 to + V_{CC}	V
I_{OUT}	Current applied to output in Low output state	128	mA
T_A	Operating free-air temperature range	0 to +70	°C
T_{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_K	Input clamp current			-18	mA
I_{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			64	mA
T_A	Operating free-air temperature range	0		70	°C

Buffers

FAST 74F827, 74F828

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT		
						Min	Typ ²	Max			
V_{OH}	High-level output voltage		$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX},$ $V_{IH} = \text{MIN}$	$I_{OH} = -15\text{mA}$	$\pm 10\%V_{CC}$	2.4			V		
					$\pm 5\%V_{CC}$	2.4	3.3		V		
			$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX},$ $V_{IH} = \text{MIN}$	$I_{OH} = -24\text{mA}$	$\pm 10\%V_{CC}$	2.0			V		
					$\pm 5\%V_{CC}$	2.0			V		
V_{OL}	Low-level output voltage		$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX},$ $V_{IH} = \text{MIN}$	$I_{OL} = \text{MAX}$	$\pm 10\%V_{CC}$			0.55	V		
					$\pm 5\%V_{CC}$		0.42	0.55	V		
V_{IK}	Input clamp voltage		$V_{CC} = \text{MIN}, I_I = I_{IK}$				-0.73	-1.2	V		
I_I	Input current at maximum input voltage		$V_{CC} = 0.0\text{V}, V_I = 7.0\text{V}$					100	μA		
I_{IH}	High-level input current		$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$					20	μA		
I_{IL}	Low-level input current		$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$					-20	μA		
I_{OZH}	Off-state output current, High voltage applied		$V_{CC} = \text{MAX}, V_O = 2.7\text{V}$					50	μA		
I_{OZL}	Off-state output current, Low voltage applied		$V_{CC} = \text{MAX}, V_O = 0.5\text{V}$					-50	μA		
I_{OS}	Short circuit output current ³		$V_{CC} = \text{MAX}$			-100		-225	mA		
I_{CC}	Supply current (total)		'F827	$V_{CC} = \text{MAX}$				I_{CCH}	50	70	mA
								I_{CCL}	70	100	mA
								I_{CCZ}	60	90	mA
			'F828					I_{CCH}	30	45	mA
								I_{CCL}	65	85	mA
								I_{CCZ}	55	70	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.


Buffers

FAST 74F827, 74F828

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation delay D_n to Q_n	Waveform 1	2.0	5.5	8.5	2.0	9.0	ns	
t_{PZH} t_{PZL}	Output Enable time \overline{OE}_n to Q_n		5.0	10.0	13.5	4.5	15.5		
t_{PHZ} t_{PLZ}	Output Disable time \overline{OE}_n to Q_n		2.5	5.0	8.0	2.0	8.5		
			2.5	5.0	8.0	2.0	8.5		
t_{PLH} t_{PHL}	Propagation delay D_n to \overline{Q}_n	Waveform 2	2.0	6.0	8.5	2.0	9.5	ns	
t_{PZH} t_{PZL}	Output Enable time \overline{OE}_n to \overline{Q}_n		7.5	10.0	13.0	7.0	15.0		
t_{PHZ} t_{PLZ}	Output Disable time \overline{OE}_n to \overline{Q}_n		2.5	5.0	8.5	2.0	9.0		
			1.5	4.0	7.0	1.5	8.0		

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

