

MM54C173/MM74C173 TRI-STATE® Quad D Flip-Flop

General Description

The MM54C173/MM74C173 TRI-STATE quad D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The four D-type flip-flops operate synchronously from a common clock. The TRI-STATE output allows the device to be used in bus-organized systems.

The outputs are placed in the TRI-STATE mode when either of the two output disable pins are in the logic "1" level. The input disable allows the flip-flops to remain in their present states without disrupting the clock. If either of the two input disables are taken to a logic "1" level, the Q outputs are fed back to the inputs and in this manner the flip-flops do not change state.

Clearing is enabled by taking the input to a logic "1" level. Clocking occurs on the positive-going transition.

Features


- Supply voltage range
- Tenth power TTL compatible
- 3V to 15V Drive 2 LPTTL loads ■ High noise immunity 0.45 V_{CC} (typ.)
- Low power
- Medium speed operation
- High impedance TRI-STATE
- Input disable without gating the clock

Applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers

Connection Diagram

Dual-In-Line Package



Top View

TL/F/5898-2

Order Number MM54C173* or MM74C173*

Truth Table

(Both Output Disables Low)

t _n		t _{n+1}		
Data Input Disable	Data Input	Output		
Logic "1" on One or Both Inputs	Х	Qn		
Logic "0" on Both Inputs	1	1		
Logic "0" on Both Inputs	0	0		

^{*}Please look into Section 8, Appendix D for availability of various package types.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin -0.3V to V_{CC} +0.3V

Operating Temperature Range

Storage Temperature Range -65°C to +150°C

Maximum V_{CC} Voltage Power Dissipation (P_D) Dual-In-Line Small Outline

700 mW 500 mW 3V to 15V

18V

Operating V_{CC} Range 3V to 15V Lead Temperature (Soldering, 10 seconds) 260°C

DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MOS TO CM	os					
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V V _{CC} = 10V	3.5 8.0			
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V V _{CC} = 10V			1.5 2.0	V V
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = 5V V _{CC} = 10V	4.5 9.0			V V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			0.5 1.0	V V
IN(1)	Logical "1" Input Current	V _{CC} = 15V		0.005	1.0	μA
I _{IN} (0)	Logical "0" Input Current		-1.0	0.005		μΑ
loz	Output Current in High Impedance State	$V_{CC} = 15V, V_{O} = 15V$ $V_{CC} = 15V, V_{O} = 0V$	-1.0	0.001 0.001	1.0	μA μA
lcc	Supply Current	V _{CC} = 15V		0.05	300	mA
	TTL/CMOS INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.5V	V _{CC} - 1.5 V _{CC} - 1.5			V V
V _{1N(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V			0.8 0.8	\ \ \ \ \ \
V _{OUT(1)}	Logical "1" Output Voltage	$54C$, $V_{CC} = 4.5V$, $I_{O} = -360$ μA $74C$, $V_{CC} = 4.75V$, $I_{O} = -360$ μA	2.4 2.4			V
V _{OUT(1)}	Logical "0" Output Voltage	$54C$, $V_{CC} = 4.5V$, $I_{O} = 360 \mu A$ $74C$, $V_{CC} = 4.75V$, $I_{O} = 360 \mu A$			0.4	V
t _{pd0} , t _{pd1}	Propagation Delay Time to a Logical "0" or Logical "1" from Clock	$V_{CC} = 5V, C_L = 50 \text{ pF},$ $T_A = 25^{\circ}C$		500		ns
OUTPUT DE	RIVE (See 54C/74C Family Char	acteristics Data Sheet) (Short Circuit (Current)			
ISOURCE	Output Source Current	$V_{CC} = 5V, V_{ N(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$	-1.75			m/
ISOURCE	Output Source Current	$V_{CC} = 10V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$	-8.0			m/
SINK	Output Sink Current	$V_{CC} = 5V, V_{IN(1)} = 5V$ $T_{A} = 25^{\circ}C, V_{OUT} = V_{CC}$	1.75			m/
Isink	Output Sink Current	$V_{CC} = 10V$, $V_{IN(1)} = 10V$ $T_A = 25^{\circ}C$, $V_{OUT} = V_{CC}$	8.0			m/

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

AC Electrical Characteristics*	* T _A = 25°C, C _I = 50 pF, unless otherwise noted
--------------------------------	---

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0} , t _{pd1}	Propagation Delay Time to a Logical "0" or Logical "1" from Clock to Output	V _{CC} = 5V V _{CC} = 10V		220 80	400 200	ns ns
ts	Input Data Set-up Time	V _{CC} = 5V V _{CC} = 10V		40 15	80	ns ns
t _H	Input Data Hold Time	V _{CC} = 5V V _{CC} = 10V		0	0	ns ns
ts	Input Disable Set-up Time, t _{S DISS}	V _{CC} = 5V V _{CC} = 10V		100	200	ns
t _H	Input Disable Hold Time, t _{H DISS}	V _{CC} = 5V V _{CC} = 10V		0	0	ns ns
t _{1H} , t _{0H}	Delay from Output Disable to High Impedance State (from Logical "1" or Logical "0" Level)	$V_{CC} = 5V, R_L = 10k$ $V_{CC} = 10V, R_L = 10k$		170 70	340 140	ns ns
t _{Н1}	Delay from Output Disable to Logical "1" Level (from High Impedance State)	V _{CC} = 5V V _{CC} = 10V		170 70	340 140	ns ns
t _{H0}	Delay from Output Disable to Logical "0" Level (from High Impedance State)	V _{CC} = 5V V _{CC} = 10V		170 70	340 140	ns ns
t _{pd0} , t _{pd1}	Propagation Delay from Clear to Output	V _{CC} = 5V V _{CC} = 10V		240 90	490 180	ns ns
f _{MAX}	Maximum Clock Frequency	V _{CC} = 5V V _{CC} = 10V	3 7.0	4 12		MHz MHz
tw	Minimum Clear Pulse Width	V _{CC} = 5V V _{CC} = 10V		150 70		ns ns
t _r , t _f	Maximum Clock Rise and Fall Time	V _{CC} = 5V V _{CC} = 10V	10 5			μs μs
CIN	Input Capacitance	(Note 2)		5		pF
C _{PD}	Power Dissipation Capacitance	(Note 3)		-		


^{*}AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guarantee.d Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: CpD determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90.

Switching Time Waveforms



TL/F/5898-3

