

MICRON

MT5C1001

SRAM

1 MEG x 1 SRAM

FEATURES

- High speed: 25, 35, and 45ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 25ns access
 - 35ns access
 - 45ns access
- Packages
 - Plastic DIP (400 mil)
 - Ceramic DIP (400mil)
 - Plastic SOJ (400 mil)
- Two Volt Data Retention

MARKING

-25
-35
-45

None
C
DJ
L

PIN ASSIGNMENT (Top View)

28L/400 DIP
(A-10)

A10	1	28	Vcc
A11	2	27	A9
A12	3	26	A8
A13	4	25	A7
A14	5	24	A6
A15	6	23	A5
NC	7	22	A4
A16	8	21	NC
A17	9	20	A3
A18	10	19	A2
A19	11	18	A1
Q	12	17	A0
\overline{WE}	13	16	D
Vss	14	15	\overline{CE}

28L/400 SOJ
(E-9)

A10	1	28	Vcc
A11	2	27	A9
A12	3	26	A8
A13	4	25	A7
A14	5	24	A6
A15	6	23	A5
NC	7	22	A4
A16	8	21	NC
A17	9	20	A3
A18	10	19	A2
A19	11	18	A1
Q	12	17	A0
\overline{WE}	13	16	D
Vss	14	15	\overline{CE}

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) capability. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to this device is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH while \overline{CE} goes LOW. The device offers a reduced system standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

FAST SRAM


MICRON

MT5C1001

T-46-23-05

FUNCTIONAL BLOCK DIAGRAM

FAST SRAM



NOTE: The two least significant row address bits (A6 and A14) are encoded using a gray code.

TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	D	ACTIVE



MT5C1001

T-46-23-05

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V _{IL} ; V _{CC} = MAX f = MAX = 1/τRC, Outputs Open	I _{CC}		120	mA	3
Power Supply Current: Standby	CE ≥ V _{IH} ; V _{CC} = MAX f = MAX = 1/τRC, Outputs Open	I _{SB1}		30	mA	
	CE ≥ V _{CC} - 0.2V; V _{CC} = MAX V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}		7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		8	pF	4
Output Capacitance		C _O		8	pF	4

FAST SRAM

MICRON

MT5C1001

T-46-23-05

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t _{RC}	25		35		45		ns	
Address access time	t _{AA}		25		35		45	ns	
Chip Enable access time	t _{ACE}		25		35		45	ns	
Output hold from address change	t _{OH}	5		5		5		ns	
Chip Enable to output in Low-Z	t _{LZCE}	5		5		5		ns	
Chip Disable to output in High-Z	t _{HZCE}		10		15		18	ns	6, 7
Chip Enable to power-up time	t _{PU}	0		0		0		ns	
Chip Disable to power-down time	t _{PD}		25		35		45	ns	
WRITE Cycle									
WRITE cycle time	t _{WC}	25		35		45		ns	
Chip Enable to end of write	t _{CW}	15		20		25		ns	
Address valid to end of write	t _{AW}	15		20		25		ns	
Address setup time	t _{AS}	0		0		0		ns	
Address hold from end of write	t _{AH}	0		0		0		ns	
Write pulse width	t _{WP}	15		20		25		ns	
Data setup time	t _{DS}	10		15		20		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write Disable to output in Low-Z	t _{LZWE}	0		0		0		ns	
Write Enable to output in High-Z	t _{HZWE}	0	10	0	15	0	18	ns	6, 7

FAST SRAM



T-46-23-05

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- All voltages referenced to V_{ss} (GND).
- 3.0V for pulse width < 20ns.
- I_{cc} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE and ^tHZWE is less than ^tLZWE.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables and output enable held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- ^tRC = Read Cycle Time.
- Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications refer to page 4-171.

FAST SRAM

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	V _{cc} = 2v	I _{ccDR}	95	500	μA	
		V _{cc} = 3v		350	750	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11

LOW V_{cc} DATA RETENTION WAVEFORM







MT5C1001

T-46-23-05

READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10



 DONT CARE
 UNDEFINED


FAST SRAM

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



FAST SRAM

WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



▨ DON'T CARE

▩ UNDEFINED