

HIGH-SPEED BICMOS NON-INVERTING BUFFER TRANSCEIVER

ADVANCE INFORMATION IDT54/74FBT245 IDT54/74FBT245A IDT54/74FBT245C

FEATURES:

- IDT54/74FBT245 equivalent to the 54/74BCT245
- · IDT54/74FBT245A 25% faster than the 245
- IDT54/74FBT245C 10% faster than the 245A
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- · Low power in all three states
- ±10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- · Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The FBT series of BiCMOS Buffer Transceivers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.


The IDT54/74FBT245 series of 8-bit non-inverting, bidirectional buffers have 3-state outputs and are intended for bus interface applications. The Transmit/Receive (T/\overline{R}) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports. Receive (active LOW) enables data from B ports to A ports. The Output Enable (\overline{OE}) input, when HIGH, disables both A and B ports by placing them in the high impedance state.


The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS





BiCEMOS is a trademark of Integrated Device Technology Inc

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JUNE 1990

PIN DESCRIPTION

LOGIC SYMBOL

Pin Names	Description				
ŌĒ	Output Enable Input (Active LOW)				
T/R	Transmit/Receive Input				
A0 - A7	Side A Inputs or 3-State Outputs				
B0 B7	Side B Inputs or 3-State Outputs				

2646 tol 01

- B

2646 drw 03

NOTE: 1. H = HIGH Voltage Level

X = Don't Care

FUNCTION TABLE(1)

Int	outs	ì
ŌĒ	T/R	Outputs
L	L	Bus B Data to Bus A
L	н	Bus A Data to Bus B
Н	Х	High Z State

L = LOW Voltage Level

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-55 to +125	-65 to +150	ů
Pr	Power Dissipation	0.5	0.5	W
lout	DC Output Current	120	120	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed

VCC by +0 5V unless otherwise noted

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	6	рF
Cout	Output Capacitance	Vout ≈ 0V	8	pF

2646 tbl 03

2646 tbl 04

2646 to 02

1 This parameter is measured at characterization but not tested

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Vcc = $5.0V \pm 10\%$; Military: TA = -55°C to +125°C, Vcc = $5.0V \pm 10\%$

Symbol	Parameter	Test Co	Min.	Typ. ⁽²⁾	Max.	Unit	
ViH	Input HIGH Level	Guaranteed Logic HIGH I	2.0	_	_	٧	
VIL	Input LOW Level	Guaranteed Logic LOW L	.evel		_	0.8	٧
lін	Input HIGH Current	Vcc = Max.	Except I/O Pins	_	_	10	μА
		Vi = 2.7V	I/O Pins	_	_	60	
liL	Input LOW Current	Vcc = Max.	Except I/O Pins	-	_	-10	μА
		VI = 0.5V	I/O Pins	—	_	-60	
h	Input HIGH Current	Vcc = Max., Vi = 5.5V	Vcc = Max., Vi = 5.5V				μА
Vik	Clamp Diode Voltage	Vcc = Min., In = -18mA	VCC = Min., IN = -18mA				V
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾	Vcc = Max., Vo = GND ⁽³⁾				mΑ
Voн	Output HIGH Voltage	Vcc = Min.	IOH = -12mA MIL.	2.4	3.3		٧
		VIN = VIH or VIL	10H = -15mA COM'L.				
			IOH = -18mA MIL.	2.0	3.0	_	٧
			IOH = -24mA COM'L.				
Vol	Output LOW Voltage		IOL = 48mA MIL.	-	0.3	0.55	٧
			IOL = 64mA COM'L.				
Vн	Input Hysteresis	Vcc = 5V		<u> </u>	200	_	mV
IOFF	Bus Leakage Current	VCC = 0V, V0 = 4.5V		_		100	μА
Icc	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		-	0.2	1.5	mA

NOTES:

2646 tbl 05

- 1 For conditions shown as Max or Min., use appropriate value specified under Electrical Characteristics for the applicable device type
- 2 Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit	
Alcc	Quiescent Power Supply Current (Inputs TTL HIGH)	Vcc = Max. $Vin = 3.4V^{(3)}$		_		2.0	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max., Outputs Open OE = GND, T/Ā = GND or Vcc One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	_	0.25	mA/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max., Outputs Open f _i = 10MHz, 50% Duty Cycle	VIN = VCC VIN = GND	_		4.0	mA
		$T/\overline{R} = \overline{OE} = GND$ One Bit Toggling	Vin = 3.4V Vin = GND	_	_	5.0	
		Vcc = Max., Outputs Open fi = 2.5MHz, 50% Duty Cycle	VIN = VCC VIN = GND	_	_	6.5 ⁽⁵⁾	
		$T/\overline{R} = \overline{OE} = GND$ Eight Bits Toggling	VIN = 3.4V VIN = GND		_	14.5 ⁽⁵⁾	

NOTES:

- 1. For conditions shown as Max or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2 Typical values are at Vcc = 5.0V, +25°C ambient, and maximum loading.
- 3 Per TTL driven input (Vin = 3.4V); all other inputs at Vcc or GND.
- 4 This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5 Values for these conditions are examples of the lcc formula These limits are guaranteed but not tested.
- 6. IC ≈ IQUIESCENT + INPUTS + IDYNAMIC
 - IC = ICC + AICC DHNT + ICCD (fCP/2 + fr Ni)
 - Icc = Quiescent Current
 - Alco = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - f. = Input Frequency
 - Ni = Number of Inputs at fi
 - All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

		IDT54/74FBT245 IDT54/74FBT245A					5 A	IDT54/74FBT245C							
			Co	m'i.	М	ii.	Co	m'l.	M	lit.	Cor	n'i.	M	ii.	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay A to B, B to A	CL = 50pF RL = 500Ω	1.5	7.0	_	_	1.5	4.9	_	ŀ	1.5	4.1	_	1	ns
tPZH tPZL	Output Enable Time OE to A or B		1.5	10.9		1	1.5	6.2	1		1.5	5.8	_	-	ns
tPHZ 1PLZ	Output Disable Time OE to A or B		1.5	9.1	_	_	1.5	5.0			1.5	4.8	_	- 1	ns
tPZH tPZL	Output Enable Time		1.5	10.9	_	_	1.5	6.2	_	-	1.5	5.8	_	_	ns
tPH2 tPLZ	Output Disable Time		1.5	9.1	_	_	1.5	5.0	1	1	1.5	4.8	-	-	ns

NOTES:

- 1 See test circuit and waveforms.
- 2 Minimum limits are guaranteed but not tested on Propagation Delays

2646 tbl 07

2646 to 06

Vcc

D.U.T

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS

Pulse

Generator

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

DEFINITIONS:

2646 tol 08

- CL = Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to ZouT of the Pulse Generator.


50pF 500Ω _ C L

V OUT


-o∕ o-- 7.0v

5000


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES

2646 drw 05

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate ≤ 1 0 MHz; Zo ≤ 50Ω; tF ≤ 2.5ns; ta ≤ 2.5ns

ORDERING INFORMATION



2646 drw 04