

# DN74LS197 *1074LS197*

## 30MHz Settable Binary Counters / Latches


### ■ Description

DN74LS197 is an asynchronous hexadecimal (4-bit binary) counter with direct-coupled reset input and set input.

### ■ Features

- Direct-coupled reset input and asynchronous set input
- Capability for independent use as binary and octal counters
- High-speed counting ( $f_{max} = 40$  MHz typical)
- Wide operating temperature range ( $T_a = -20$  to  $+75^\circ\text{C}$ )



### ■ Logic diagram



### ■ Absolute maximum ratings

| Parameter     | Sym.  | Rating     | Unit |
|---------------|-------|------------|------|
| Input voltage | $V_i$ | -0.5   5.5 | V    |

\* Refer to the family ratings for other parameters.



■ Recommended operating conditions

15R

| Parameter                   |                 | Sym                 | Min  | Typ  | Max  | Unit |
|-----------------------------|-----------------|---------------------|------|------|------|------|
| Supply voltage              |                 | V <sub>CC</sub>     | 4.75 | 5.00 | 5.25 | V    |
| Output current              |                 | I <sub>OH</sub>     |      |      | -400 | μA   |
|                             |                 | I <sub>OL</sub>     |      |      | 8    | mA   |
| Operating temperature range |                 | T <sub>opr</sub>    | -20  | 25   | 75   | °C   |
| Count frequency             | Clock 1 Input   | t <sub>count</sub>  | 0    |      | 30   | MHz  |
|                             | Clock 2 Input   |                     | 0    |      | 15   |      |
| Pulse width                 | Clock 1 Input   | t <sub>w</sub>      | 20   |      |      | ns   |
|                             | Clock 2 put     |                     | 30   |      |      |      |
|                             | Reset           |                     | 15   |      |      |      |
|                             | Loacb           |                     | 20   |      |      |      |
| Set-up time                 | High Level Data | t <sub>su</sub>     | 10   |      |      | ns   |
|                             | Low Level Data  |                     | 15   |      |      |      |
| Hold time                   | High Level Data | t <sub>h</sub>      | 20   |      |      | ns   |
|                             | Low Level Data  |                     | 20   |      |      |      |
| Enable time                 |                 | t <sub>enable</sub> | 30   |      |      | ns   |

■ DC characteristics (T<sub>a</sub> = -20 ~ +75°C)

19R

| Parameter                       |                 | Sym               | Test conditions  | Min                   | Typ*   | Max  | Unit |    |
|---------------------------------|-----------------|-------------------|--|-----------------------|--|------|------|----|
| Input voltage                   |                 | V <sub>IH</sub>   |  | 2.0                   |  |      | V    |    |
|                                 |                 | V <sub>IL</sub>   |  |                       |  | 0.8  | V    |    |
| Output voltage**                |                 | V <sub>OH</sub>   | V <sub>CC</sub> = 4.75V, V <sub>IH</sub> = 2V<br>V <sub>IL</sub> = 0.8V, I <sub>OH</sub> = -400 μA | 2.7                   | 3.4  |      | V    |    |
|                                 |                 | V <sub>O1.1</sub> | V <sub>CC</sub> = 4.75V<br>V <sub>IH</sub> = 2V<br>V <sub>IL</sub> = 0.8V                          | I <sub>O1</sub> = 4mA |  | 0.25 | 0.4  | V  |
|                                 |                 |                   |  | I <sub>O1</sub> = 8mA |  | 0.35 | 0.5  | V  |
|                                 |                 | Input current     | Data, Count / Load   | I <sub>IH</sub>       | V <sub>CC</sub> = 5.25V<br>V <sub>I</sub> = 2.7V |      |      | 20 |
| Reset, Clock-1                  |                 |                   |  |                       |  | 40   | μA   |    |
| Clock-2                         |                 |                   |  |                       |  | 80   | μA   |    |
| Data, Count / Load              | I <sub>II</sub> |                   | V <sub>CC</sub> = 5.25V<br>V <sub>I</sub> = 0.4V   |                       |  | -0.4 | mA   |    |
| Reset                           |                 |                   |  |                       |  | -0.8 | mA   |    |
| Clock-1                         |                 |                   |  |                       |  | -2.4 | mA   |    |
| Clock-2                         |                 |                   |  |                       |  | -1.3 | mA   |    |
| Data, Count / Load              | I <sub>I</sub>  |                   | V <sub>CC</sub> = 5.25V<br>V <sub>I</sub> = 5.5V   |                       |  | 0.1  | mA   |    |
| Reset, Clock-1                  |                 |                   |  |                       |  | 0.2  | mA   |    |
| Clock-2                         |                 |                   |  |                       | 0.4  | mA   |      |    |
| Output short circuit current*** |                 | L <sub>OS</sub>   | V <sub>CC</sub> = 5.25V<br>V <sub>o</sub> = 0V   | -15                   |  | -100 | mA   |    |
| Input clamp voltage             |                 | V <sub>IK</sub>   | V <sub>CC</sub> = 4.75V<br>I <sub>I</sub> = -18mA  |                       |  | -1.5 | V    |    |
| Supply current***               |                 | I <sub>CC</sub>   | V <sub>CC</sub> = 5.25V  |                       | 16   | 27   | mA   |    |

\* When constant at V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C.

\*\* When testing Q<sub>A</sub> output, a current to which the rated upper limit value for the I<sub>IL</sub> of the clock-2 input has been added is applied to the specified I<sub>OL</sub>.

\*\*\* Only one output at a time short circuited to GND. Also, short circuit time to GND within 1 second.


\*\*\*\* Measured with all outputs open and all inputs grounded.

■ Switching characteristics ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ )

| Parameter               | Sym                    | Inputs         | Outputs                  | Test conditions              | Min       | Typ | Max | Unit |
|-------------------------|------------------------|----------------|--------------------------|------------------------------|-----------|-----|-----|------|
| Maximum clock frequency | $f_{max}$              | Clock 1        | $Q_A$                    | $C_L=15pF$<br>$R_L=2k\Omega$ | 30        | 40  |     | MHz  |
|                         | Propagation delay time | $t_{PLH}$      | Clock 1                  |                              | $Q_A$     | 8   | 15  | ns   |
| $t_{PHL}$               |                        | 14             |                          |                              |           | 21  |     |      |
| $t_{PLH}$               |                        | Clock 2        | $Q_B$                    |                              | 12        | 19  | ns  |      |
|                         |                        |                |                          |                              | $t_{PHL}$ | 23  |     | 35   |
| $t_{PLH}$               |                        | Clock 2        | $Q_C$                    |                              | 34        | 51  | ns  |      |
|                         |                        |                |                          |                              | $t_{PHL}$ | 42  |     | 63   |
| $t_{PLH}$               |                        | Clock 2        | $Q_D$                    |                              | 55        | 78  | ns  |      |
|                         |                        |                |                          |                              | $t_{PHL}$ | 63  |     | 95   |
| $t_{PLH}$               |                        | A, B, C, D     | $Q_A, Q_B$<br>$Q_C, Q_D$ |                              | 18        | 27  | ns  |      |
|                         |                        |                |                          |                              | $t_{PHL}$ | 29  |     | 44   |
| $t_{PLH}$               |                        | Load           | $Q_A \sim Q_D$           |                              | 26        | 39  | ns  |      |
|                         |                        |                |                          |                              | $t_{PHL}$ | 30  |     | 45   |
| $t_{PLH}$               | Reset                  | $Q_A \sim Q_D$ | 34                       |                              | 51        | ns  |     |      |
|                         |                        |                | $t_{PHL}$                |                              |           |     |     |      |

※ Switching parameter measurement information

1. Measurement circuit



Notes


1.  $C_L$  includes probe and tool floating capacitance.
2. Diodes are all MA161.

2. Table of measurement conditions


| Parameter              | Inputs/Outputs                              | Inputs |            |      |                 |             |             |             |             | Outputs |       |       |       |
|------------------------|---|--------|------------|------|-----------------|-------------|-------------|-------------|-------------|---------|-------|-------|-------|
|                        |   | Reset  | Count/Load | CP-1 | CP-2            | Data        |             |             |             | $Q_A$   | $Q_B$ | $Q_C$ | $Q_D$ |
|                        |   |        |            |      |                 | A           | B           | C           | D           |         |       |       |       |
| $f_{max}$              |   | 4.5V   | 4.5V       | IN   | Linked to $Q_A$ | GND         | GND         | GND         | GND         | OUT     | OUT   | OUT   | OUT   |
| $t_{PLH}$<br>$t_{PHL}$ | CP-1 $\rightarrow Q_A$                      | 4.5V   | 4.5V       | IN   | Linked to $Q_A$ | GND         | GND         | GND         | GND         | OUT     |       |       |       |
|                        | CP-2 $\rightarrow Q_B, Q_C, Q_D$            | 4.5V   | 4.5V       | 4.5V | IN              | GND         | GND         | GND         | GND         |         | OUT   | OUT   | OUT   |
|                        | A, B, C, D $\rightarrow Q_A, Q_B, Q_C, Q_D$ | 4.5V   | GND        | 4.5V | Linked to $Q_A$ | IN          | IN          | IN          | IN          | OUT     | OUT   | OUT   | OUT   |
|                        | Load $\rightarrow Q_A, Q_B, Q_C, Q_D$       | 4.5V   | IN         | 4.5V | Linked to $Q_A$ | 4.5V or GND | 4.5V or GND | 4.5V or GND | 4.5V or GND | OUT     | OUT   | OUT   | OUT   |
|                        | Reset $\rightarrow Q_A, Q_B, Q_C, Q_D$      | IN     | IN         | 4.5V | Linked to $Q_A$ | 4.5V        | 4.5V        | 4.5V        | 4.5V        | OUT     | OUT   | OUT   | OUT   |

3. Waveforms


Waveforms-1  $f_{max}(CP-1)$ ,  $t_w(CP-1)$ ,  $t_{PLH}$ ,  $t_{PHL}(CP \rightarrow Q_A)$




Waveforms-3  $t_w(Reset)$ ,  $t_{PHL}(Reset \rightarrow Q)$




Waveforms-2  $f_{max}(CP-2)$ ,  $t_w(CP-2)$ ,  $t_{PLH}$ ,  $t_{PHL}(CP-2 \rightarrow Q_B, Q_C, Q_D)$



Waveforms-4  $t_w(Load)$ ,  $t_{su}$ ,  $t_n(H, L)$ ,  $t_{PHL}$ ,  $t_{PLH}(Load \rightarrow Q)$



Waveforms-5  $t_{PLH}$ ,  $t_{PHL}(Data \rightarrow Q)$



Notes

1. CP-1 and CP-2 waveforms:  $t_r \leq 15ns$ ,  $t_f \leq 6ns$ ,  $PRR = 1MHz$ , duty cycle = 50%.
2. When measuring  $f_{max}$ ,  $t_r$  and  $t_f \leq 2.5ns$ .

■ Truth tables

| Count | Outputs        |                |                |                |
|-------|----------------|----------------|----------------|----------------|
|       | Q <sub>D</sub> | Q <sub>C</sub> | Q <sub>B</sub> | Q <sub>A</sub> |
| 0     | L              | L              | L              | L              |
| 1     | L              | L              | L              | H              |
| 2     | L              | L              | H              | L              |
| 3     | L              | L              | H              | H              |
| 4     | L              | H              | L              | L              |
| 5     | L              | H              | L              | H              |
| 6     | L              | H              | H              | L              |
| 7     | L              | H              | H              | H              |
| 8     | H              | L              | L              | L              |
| 9     | H              | L              | L              | H              |
| 10    | H              | L              | H              | L              |
| 11    | H              | L              | H              | H              |
| 12    | H              | H              | L              | L              |
| 13    | H              | H              | L              | H              |
| 14    | H              | H              | H              | L              |
| 15    | H              | H              | H              | H              |

Notes 1. Output Q<sub>A</sub> is connected to clock CP-2. 2. H: HIGH voltage level. 3. L: LOW voltage level.