


HD74LS90 • Decade Counters


The HD74LS90 contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and three-stage binary counter for divide-by-five. This device has a gated zero reset and also has gated set-to-nine inputs for use in BCD nine's complement applications. To use this maximum count length of this counter the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from HD-74LS90 counter by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .

■ PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Ratings	Unit
Supply voltage	V_{CC}	7.0	V
Input voltage	R Inputs V_{IN}	7.0	V
	A, B Inputs	5.5	V
Operating temperature range	T_{opr}	-20 ~ +75	°C
Storage temperature range	T_{strg}	-65 ~ +150	°C

■ FUNCTION TABLE

Reset, Count Function Table

Reset Inputs			Outputs			
R_{n1}	R_{n2}	R_{n3}	Q_D	Q_C	Q_B	Q_A
H	H	L	X	L	L	L
H	H	X	L	L	L	L
X	X	H	H	H	L	H
X	L	X	L	Count		
L	X	L	X	Count		
L	X	X	L	Count		
X	L	L	X	Count		

BCD Count Sequence (Notes 1) Bi-Quinary Count Sequence (Notes 2)


Count	Outputs				Count	Outputs			
	Q_D	Q_C	Q_B	Q_A		Q_A	Q_B	Q_C	Q_D
0	L	L	L	L	0	L	L	L	L
1	L	L	L	H	1	L	L	L	H
2	L	L	H	L	2	L	L	H	L
3	L	L	H	H	3	L	L	H	H
4	L	H	L	L	4	L	H	L	L
5	L	H	L	H	5	H	L	L	L
6	L	H	H	L	6	H	L	L	H
7	L	H	H	H	7	H	L	H	L
8	H	L	L	L	8	H	L	H	H
9	H	L	L	H	9	H	H	L	L

Notes 1. Output Q_A is connected to input B for BCD count.
2. Output Q_D is connected to input A for Bi-quinary count.
3. H; high level, L; low level, X; irrelevant.

RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Count frequency	A input	0	—	32	MHz
	B input	0	—	16	
Pulse width	A input	15	—	—	ns
	B input	30	—	—	
	Reset inputs	15	—	—	
Setup time	t_{su}	25	—	—	ns

TIMING DEFINITION



ELECTRICAL CHARACTERISTICS (Ta = -20 ~ +75°C)

Item	Symbol	Test Conditions			min	typ*	max	Unit	
Input voltage	V_{IH}				2.0	—	—	V	
	V_{IL}				—	—	0.8	V	
Output voltage	V_{OH}	$V_{CC} = 4.75V, V_{IH} = 2V, V_{IL} = 0.8V, I_{OH} = -400\mu A$			2.7	—	—	V	
	V_{OL}	$V_{CC} = 4.75V, V_{IH} = 2V, V_{IL} = 0.8V$	$I_{OL} = 4mA^{**}$		—	—	0.4	V	
Input current	Any Reset	I_{IL}	$V_{CC} = 5.25V, V_I = 0.4V$			—	—	-0.4	mA
	A input					—	—	-2.4	
	B input					—	—	-3.2	
	Any Reset	I_{IH}	$V_{CC} = 5.25V, V_I = 2.7V$			—	—	20	μA
	A input					—	—	40	
	B input					—	—	80	
	Any Reset	I_I	$V_{CC} = 5.25V$	$V_I = 7V$	—	—	0.1	mA	
	A input			$V_I = 5.5V$	—	—	0.2		
	B input			—	—	0.4			
Short-circuit output current	I_{OS}	$V_{CC} = 5.25V$			-20	—	-100	mA	
Supply current ***	I_{CC}	$V_{CC} = 5.25V$			—	9	15	mA	
Input clamp voltage	V_{IK}	$V_{CC} = 4.75V, I_{IN} = -18mA$			—	—	-1.5	V	

* $V_{CC} = 5V, Ta = 25^\circ C$

** Q_A output is tested at specified I_{OL} plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full fan out capability.

*** I_{CC} is measured with all outputs open, both R_o inputs grounded following momentary connection to 4.5V, and all other inputs grounded.


SWITCHING CHARACTERISTICS ($V_{CC} = 5V, Ta = 25^\circ C$)

Item	Symbol	Inputs	Outputs	Test Conditions	min	typ	max	Unit
Propagation delay time	f_{max}	A	Q _A	$C_L = 15pF, R_L = 2k\Omega$	32	42	—	MHz
		B	Q _B		16	—	—	
	t_{PLH}	A	Q _A		—	10	16	ns
	t_{PLH}	B	Q _D		—	12	18	
	t_{PLH}	B	Q _B		—	32	48	ns
	t_{PLH}	B	Q _C		—	34	50	
	t_{PLH}	B	Q _D		—	10	16	ns
	t_{PLH}	B	Q _C		—	14	21	
	t_{PLH}	B	Q _D		—	21	32	ns
	t_{PLH}	Set-to-0	$Q_A \sim Q_D$		—	23	35	
	t_{PLH}	Set-to-9	Q_A, Q_D		—	21	32	ns
	t_{PLH}	Set-to-9	Q_B, Q_C		—	23	35	
	t_{PLH}	Set-to-9	Q_B, Q_C		—	26	40	ns

HD74LS90


TESTING METHOD

1) Test Circuit



- Notes) 1. Input pulse; $t_{TLH} \leq 15\text{ns}$, $t_{THL} \leq 6\text{ns}$,
 $PRR = 1\text{MHz}$, duty cycle = 50%
2. C_L includes probe and jig capacitance.
3. All diodes are 1S2074.

Waveform-1 f_{max} , $IPLH$, $IPHL$ (Clock \rightarrow Q)



- Notes) 1. Input pulse; $t_{TLH} \leq 15\text{ns}$, $t_{THL} \leq 5\text{ns}$, $PRR = 1\text{MHz}$,
duty cycle = 50% and: for f_{max} , $t_{TLH} = t_{THL} \leq 2.5\text{ns}$.
2. t_R is reference bit time when all outputs are low.


2) Testing Table

Item	From input to output	Inputs				Outputs			
		A	B	R ₉	R ₉	Q _A	Q _B	Q _C	Q _D
f_{max}	A \rightarrow Q	IN	to Q _A	GND	GND	Out	Out	Out	Out
	B \rightarrow Q	4.5V	IN	GND	GND	—	Out	Out	Out
	A \rightarrow Q _A	IN	to Q _A	GND	GND	Out	—	—	—
	A \rightarrow Q _D	IN	to Q _A	GND	GND	—	—	—	Out
$IPLH$	B \rightarrow Q _H	4.5V	IN	GND	GND	—	Out	—	—
	B \rightarrow Q _C	4.5V	IN	GND	GND	—	—	Out	—
	B \rightarrow Q _D	4.5V	IN	GND	GND	—	—	—	Out
	R ₉ \rightarrow Q	IN*	to Q _A	IN	GND	Out	Out	Out	Out
$IPHL$	R ₉ \rightarrow Q	IN*	to Q _A	GND	IN	Out	Out	Out	Out
	R ₉ \rightarrow Q	IN*	to Q _A	GND	IN	Out	Out	Out	Out


*; For initialized

**; Measured with each input and unused inputs at 4.5V.

Waveform-2 $IPHL(R_9 \rightarrow Q)$



Waveform-3 $IPLH, IPHL(R_9 \rightarrow Q)$



- Notes) 1. $t_{TLH} \leq 15\text{ns}$, $t_{THL} \leq 5\text{ns}$.