


**MOTOROLA****Military 54LS373**

Octal D-Type Flip-Flop With Transparent Latch and 3-State Outputs

ELECTRICALLY TESTED PER:
MIL-M-38510/32502

The 54LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Hysteresis on Latch Enable
- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Input Clamp Diodes Limit High-Speed Termination Effects

**AVAILABLE AS:**

- 1) JAN: JM38510/32502BXA
- 2) SMD: *
- 3) 883C: 54LS373/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: R
CERFLAT: S
LCC: 2

*Call Factory for latest update

PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
\overline{OE}	1	1	1	V _{CC}
Q ₇	2	2	2	V _{CC}
D ₀	3	3	3	V _{CC}
D ₁	4	4	4	V _{CC}
Q ₁	5	5	5	V _{CC}
Q ₂	6	6	6	V _{CC}
D ₂	7	7	7	V _{CC}
D ₃	8	8	8	V _{CC}
Q ₃	9	9	9	V _{CC}
GND	10	10	10	GND
LE	11	11	11	V _{CC}
Q ₄	12	12	12	V _{CC}
D ₄	13	13	13	V _{CC}
D ₅	14	14	14	V _{CC}
Q ₅	15	15	15	V _{CC}
Q ₆	16	16	16	V _{CC}
D ₆	17	17	17	V _{CC}
D ₇	18	18	18	V _{CC}
Q ₇	19	19	19	V _{CC}
V _{CC}	20	20	20	V _{CC}

BURN-IN CONDITIONS:

V_{CC} = 5.0 V MIN/6.0 V MAX

54LS373

CONNECTION DIAGRAM

TRUTH TABLE			
Inputs		Outputs	
D _n	LE	OE	Q _n
H	H	L	H
L	H	L	L
X	X	H	Z*


H = HIGH Logic Level

L = LOW Logic Level

X = immaterial


Z = High Impedance

*Note: Contents of flip-flop unaffected by the state of the Output Enable input (OE)




AC TEST CIRCUIT

Tri-State Switching Test Circuit



WAVEFORMS



6


NOTES:

- All diodes are 1N3064, or equivalent.
- Output control pulse has the following characteristics:
 $V_{gen} = 3.0 V \pm 0.2 V$, $t_f \leq 6.0 \text{ ns}$, $t_r \leq 15 \text{ ns}$, $t_p(\text{input}) \geq 200 \text{ ns}$ and
 $PRR \leq 1.0 \text{ MHz}$.
- $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
- The diode and resistor shown within the dotted area are optional. When the diode and resistor are used, V_{BIAS} shall be 5.5 V for all tests except for t_{PHZ} ; for t_{PHZ} tests, V_{BIAS} shall be -0.6 V.
- Terminal conditions (pins not designated may be high $\geq 2.0 \text{ V}$, low $\leq 0.7 \text{ V}$, or open).


54LS373

AC TEST CIRCUIT

Synchronous switching (HIGH Level Data)



WAVEFORMS



6


NOTES:

1. Enable input pulse has the following characteristics:
 $V_{gen} = 3.0\text{ V} \pm 0.2\text{ V}$, $t_f \leq 6.0\text{ ns}$.
2. D input has the following characteristics:
 $V_{gen} = 3.0\text{ V} \pm 0.2\text{ V}$, $t_r \leq 15\text{ ns}$, $t_f \leq 6.0\text{ ns}$, $t_{setup} = 5.0\text{ ns}$,
 $t_{hold} = 20\text{ ns}$, $t_p = 25\text{ ns}$.
3. All diodes are 1N3064, or equivalent.
4. $C_L = 50\text{ pF} \pm 10\%$ (including jig and probe capacitance).
5. The diode and resistor shown within the dotted area are optional.
When the diode and resistor are used, V_{BIAS} shall be 5.5 V for all tests except for t_{PHZ} ; for t_{PHZ} tests, V_{BIAS} shall be -0.6 V .
6. Terminal condition [pins not designated] may be high $\geq 2.0\text{ V}$, low $\leq 0.7\text{ V}$, or open.


54LS373

AC TEST CIRCUIT

Synchronous switching (LOW Level Data)



WAVEFORMS



6

NOTES:

1. Enable input characteristics for t_{PHL2} and t_{PLH2} :
 $V_{gen} = 3.0\text{ V} \pm 0.2\text{ V}$, $t_r \leq 15\text{ ns}$, $t_f \leq 6.0\text{ ns}$, $t_p(\text{Enable}) = 15\text{ ns}$ and
 $f_{RR} \leq 1.0\text{ MHz}$.
2. All diodes are 1N3064, or equivalent.
3. $C_L = 50\text{ pF} \pm 10\%$ (including jig and probe capacitance).
4. The diode and resistor shown within the dotted area are optional.
When the diode and resistor are used, V_{BIAS} shall be 5.5 V for all tests except for t_{PHZ} ; for t_{PHZ} tests, V_{BIAS} shall be -0.6 V.
5. Terminal conditions (pins not designated may be high $\geq 2.0\text{ V}$, low $\leq 0.7\text{ V}$, or open).

54LS373

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
Static Parameters:	Subgroup 1		Subgroup 2		Subgroup 3						
	Min	Max	Min	Max	Min	Max					
V _{OH}	Logical "1" Output Voltage	2.4		2.4		2.4		V	V _{CC} = 4.5 V, I _{OH} = - 1.0 mA, V _{IH} = 2.0 V, other inputs are open, OE = 0.7 V, LE = 2.0 V.		
V _{OL}	Logical "0" Output Voltage		0.4		0.4		0.4	V	V _{CC} = 4.5 V, I _{OL} = 12 mA, V _{IL} = 0.7 V, other inputs are open, LE = 2.0 V, OE = 0.7 V.		
V _{IC}	Input Clamping Voltage		- 1.5					V	V _{CC} = 4.5 V, I _{IN} = - 18 mA, other inputs are open.		
I _{IH}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.		
I _{IHH}	Logical "1" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, other inputs are open.		
I _{IIL}	Logical "0" Input Current		- 400		- 400		- 400	μA	V _{CC} = 5.5 V, V _{IN(OE)} = 0.4 V, other inputs are open.		
I _{IIL}	Logical "0" Input Current	- 105	- 345	- 105	- 345	- 105	- 345	μA	V _{CC} = 5.5 V, V _{IN} = 0.4 V, other inputs are open.		
I _{IIL}	Logical "0" Input Current		- 400		- 400		- 400	μA	V _{CC} = 5.5 V, V _{IN(LE)} = 0.4 V, other inputs are open.		
I _{OS}	Output Short Circuit Current	- 30	- 130	- 30	- 130	- 30	- 130	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V, other inputs are open, V _{OUT} = GND, LE = 5.5 V, OE = GND.		
I _{IOZL}	Output Off Current High		20		20		20	μA	V _{CC} = 5.5 V, V _{IN} = 2.0 V, other inputs are open, V _{OUT} = 2.7 V, OE = 4.5 V, LE = 4.5 V.		
I _{IOZH}	Output Off Current Low		- 20		- 20		- 20	μA	V _{CC} = 5.5 V, V _{IN} = 0.7 V, other inputs are open, V _{OUT} = 0.4 V, OE = 4.5 V, LE = 4.5 V.		
I _{ICCH}	Power Supply Current Off		40		40		40	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V (LE, OE), other inputs are open.		
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.		
V _{IL}	Logical "0" Input Voltage		0.7		0.7		0.7	V	V _{CC} = 4.5 V.		
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 5.0 V, V _{INL} = 0.4 V, and V _{INH} = 2.4 V.		

54LS373

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
		Subgroup 9		Subgroup 10		Subgroup 11					
		Min	Max	Min	Max	Min	Max				
tPHL1 tPLH1	Propagation Delay D _n to Q _n	3.0	18	3.0	24	3.0	24	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPLH1 tPLH1	Propagation Delay D _n to Q _n	3.0	18	3.0	24	3.0	24	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPHL2 tPLH2	Propagation Delay LE to Q _n	3.0	30	3.0	39	3.0	39	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPLH2 tPLH2	Propagation Delay LE to Q _n	3.0	30	3.0	39	3.0	39	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPLZ tPLZ	Output Disable Time	3.0	30	3.0	39	3.0	39	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 50 pF, R _L = 667 Ω.		
tPHZ tPHZ	Output Disable Time	3.0	31	3.0	35	3.0	35	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 50 pF, R _L = 667 Ω.		
tPZL tPZL	Output Enable Time	3.0	36	3.0	47	3.0	47	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		
tPZH tPZH	Output Enable Time	3.0	28	3.0	37	3.0	37	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω.		

NOTES:

1. The limits specified for C_L = 45 pF and R_L = 667 Ω are guaranteed but not tested.
2. The limits specified for C_L = 5.0 pF and R_L = 667 Ω are guaranteed but not tested.