

DESCRIPTION

The HY638100A is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8-bits. The HY638100A uses eight common input and output lines which operates faster than address access time at read cycle. The device is fabricated using Hyundai's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

FEATURES

- Single 5V ± 10% Power Supply
- High speed - 15/20/25ns(max.)
- Low power consumption(Max.)

- HY638100AS


Mode	Conditions	Current	Units
Operating		240	mA
Standby	TTL	50	mA
	CMOS	2	mA

- HY638100AL


Mode	Conditions	Current	Units
Operating		240	mA
Standby	TTL	50	mA
	CMOS	100	uA

- TTL compatible inputs and outputs
- Standard pin configuration
 - 32pin 400mil SOJ
 - 32pin 400mil TSOP-II

PIN CONNECTION



BLOCK DIAGRAM



PIN DESCRIPTION

Pin Name	Pin Function
/CS	Chip Select
/WE	Write Enable
/OE	Output Enable
A0~A16	Addresss Input
I/O1~I/O8	Data Input/Output
Vcc	Power(+5.0V)
Vss	Ground

ORDERING INFORMATION

Part No.	Speed	Power	Package
HY638100AJ	15/20/25		SOJ
HY638100ALJ	15/20/25	L-part	SOJ
HY638100AT2	15/20/25		TSOP-II
HY638100ALT2	15/20/25	L-part	TSOP-II

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Rating	Unit
VCC, VIN, VOUT	Power Supply, Input/Output Voltage	-0.5 to 7.0	V
TA	Operating Temperature	0 to 70	°C
TSTG	Storage Temperature	-65 to 150	°C
PD	Power Dissipation	1.0	W
IOUT	Data Output Current	50	mA
TSOLDER	Lead Soldering Temperature & Time	260 •10	°C•sec

Note

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

TA=0°C to 70°C

Symbol	Parameter	Min.	Type	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage	2.2	-	Vcc+0.5	V
VIL	Input Low Voltage	-0.5(1)	-	0.8	V

Note

- VIL = -3.0V for pulse width less than 10ns

TRUTH TABLE

/CS	/WE	/OE	Mode	I/O Operation
H	X	X	Standby	Hi-Z
L	H	H	Output Disabled	Hi-Z
L	H	L	Read	DOUT
L	L	X	Write	DIN

Note:

- H=VIH, L=VIL, X=Don't care

DC ELECTRICAL CHARACTERISTICS

Vcc = 5.0V ± 10%, TA = 0°C to 70°C, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit	
ILI	Input Leakage Current	Vss ≤ VIN ≤ Vcc	-2	-	2	µA	
ILO	Output Leakage Current	Vss ≤ VOUT ≤ Vcc, /CS = VIH or /OE = VIH or /WE = VIL	-2	-	2	µA	
ICC1	Average Operating Current	/CS = VIL, I/O = 0mA, Min. Duty Cycle = 100%	15ns	-	-	150	mA
			20ns	-	-	140	mA
			25ns	-	-	130	mA
ISB	TTL Standby Current (TTL Inputs)	/CS = VIH, VIN=VIH or VIL Min. Cycle	-	-	50	mA	
ISE1	CMOS Standby Current (CMOS Inputs)	/CS ≥ Vcc-0.2V, VIN ≥ Vcc-0.2V or VIN ≤ 0.2V	L	-	20	100	µA
				-	-	2	mA
VOL	Output Low Voltage	IOL = 8.0mA	-	-	0.4	V	
VCH	Output High Voltage	IOH = -4.0mA	2.4	-	-	V	

Note : Typical values are at Vcc = 5.0V, TA = 25°C

AC CHARACTERISTICS

Vcc = 5.0V ± 10%, TA = 0°C to 70°C, unless otherwise specified.

#	Symbol	Parameter	-15		-20		-25		Unit
			Min	Max	Min	Max	Min	Max	
READ CYCLE									
1	tRC	Read Cycle Time	15	-	20	-	25	-	ns
2	tAA	Address Access Time	-	15	-	20	-	25	ns
3	tACS	Chip Select Access Time	-	15	-	20	-	25	ns
4	tOE	Output Enable to Output Valid	-	6	-	8	-	10	ns
5	tCLZ	Chip Select to Output in Low Z	3	-	3	-	3	-	ns
6	tOLZ	Output Enable to Output in Low Z	3	-	3	-	3	-	ns
7	tCHZ	Chip Deselecting to Output in High Z	0	8	0	8	0	8	ns
8	tOHZ	Out Disable to Output in High Z	0	8	0	10	0	10	ns
9	tOH	Output Hold from Address Change	3	-	3	-	3	-	ns
WRITE CYCLE									
10	tWC	Write Cycle Time	15	-	20	-	25	-	ns
11	tCW	Chip Select to End of Write	10	-	12	-	14	-	ns
12	tAW	Address Valid to End of Write	10	-	12	-	14	-	ns
13	tAS	Address Set-up Time	0	-	0	-	0	-	ns
14	tWP	Write Pulse Width	10	-	12	-	14	-	ns
15	tWR	Write Recovery Time	0	-	0	-	0	-	ns
16	tWHZ	Write to Output in High Z	0	8	0	9	0	10	ns
17	tDW	Data to Write Time Overlap	7	-	9	-	14	-	ns
18	tDH	Data Hold from Write Time	0	-	0	-	0	-	ns
19	tOW	Output Active from End of Write	3	-	3	-	3	-	ns

High Speed SRAM


AC TEST CONDITIONS

VCC = 5.0V ± 10%, TA = 0°C to 70°C, unless otherwise specified.


Parameter	Value
Input Pulse Level	0V to 3V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Level	1.5V
Output Load	See below

AC TEST CONDITIONS

Output Load (A)



Output Load (B)
(for tCHZ, tCLZ, tOHZ, tOLZ, tWHZ & tOW)



Note : Including jig and scope capacitance

CAPACITANCE


Temp = 25°C, f = 1.0MHz

Symbol	Parameter	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
CVO	Input/Output Capacitance	VIO = 0V	10	pF

Note : This parameter is sampled and not 100% tested

TIMING DIAGRAM


READ CYCLE 1



Note (Read Cycle)

1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, tCHZ max. is less than tCLZ min. both for a given device and from device to device.
3. /WE is high for read cycle.


READ CYCLE 2




Note (Read Cycle)

1. /WE is high for read cycle.
2. Device is continuously selected /CS=VIL.
3. /OE=VIL.

WRITE CYCLE 1(/OE Clocked)



WRITE CYCLE 2(/OE Low Fixed)



Notes(Write Cycle)

1. A write occurs during the overlap of a low /CS and a low /WE. A write begins at the latest transition among /CS going low, and /WE going low : A write ends at the earliest transition among /CS going high and /WE going high. tWP is measured from the beginning of write to the end of write.
2. tCW is measured from the later of /CS going low to end of write.
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change. tWR applied in case a write ends as /CS or /WE going high.
5. If /OE and /WE are in the read mode during this period, the I/O pins are in the output low-Z state, inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If /CS goes low simultaneously with /WE going low or after /WE going low, the outputs remain in high impedance state.
7. DOUT is the same phase of latest written data in the write cycle.
8. DOUT is the read data of the new address.

DATA RETENTION ELECTRIC CHARACTERISTIC


TA=0°C to 70°C

Symbol	Parameter	Test Conditions	Power	Min	Typ	Max	Unit
VDR	Vcc for Data Retention	/CS ≥ Vcc - 0.2V Vss ≤ VIN ≤ Vcc		2.0	-	-	V
IccDR	Data Retention Current	Vcc = 3V, /CS ≥ Vcc-0.2V Vss ≤ VIN ≤ Vcc	L	-	10	50	uA
tCDR	Chip Deselect to Data Retention Time	See Data Retention Timing Diagram		0	-	-	ns
tR	Operating Recovery Time		tRC(2)	-	-	ns	

Notes

1. Typical values are at the condition of TA=25°C
2. tRC is read cycle time

DATA RETENTION WAVEFORM




RELIABILITY SPEC.

TEST MODE		TEST SPEC.
ESD	HBM	≥ 2000V
	MM	≥ 250V
LATCH - UP		≤ -100mA
		≥ 100mA

High Speed SRAM

PACKAGE INFORMATION

32pin 400mil Small Outline J-Form Package (J)



32pin 400mil Thin Small Outline Package (T2)

