

# P54/74FCT161T/AT/CT-P54/74FCT163T/AT/CT SYNCHRONOUS PRESETTABLE BINARY COUNTERS



## FEATURES

- Function, Pinout and Drive Compatible with the FCT and F Logic
- FCT-C speed at 5.8ns max. (Com'I)  
FCT-A speed at 7.2ns max. (Com'I)
- Reduced  $V_{OH}$  (typically = 3.3V) versions of Equivalent FCT functions
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Power-off disable feature
- Matched Rise and Fall times
- Fully Compatible with TTL Input and Output Logic Levels
- 64 mA Sink Current (Com'I), 32 mA (Mil)  
15 mA Source Current (Com'I), 12 mA (Mil)
- Manufactured in 0.7 micron PACE Technology™



## DESCRIPTION


The 'FCT161T and 'FCT163T are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of count enable inputs plus a terminal count output for versatility in forming synchronous multi-staged counters. The 'FCT161T has an asynchronous Master Reset input that override all other inputs and force the outputs LOW. The 'FCT163T has a Synchronous Reset input that override counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

The 'FCT161T and 'FCT163T are manufactured using PACE Technology™ which is Performance Advanced CMOS Engineered to use 0.7 micron effective channel lengths giving 400 picoseconds loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.


\*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V.



## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



## DEFINITION OF FUNCTIONAL TERMS

Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input (Active Rising Edge)
$\overline{MR}$ ('161T)	Asynchronous Master Reset Input (Active LOW)
$\overline{SR}$ ('163T)	Synchronous Reset Input (Active LOW)
$P_{0-3}$	Parallel Data Inputs
$\overline{PE}$	Parallel Enable Input (Active LOW)
$Q_{0-3}$	Flip-Flop Outputs
TC	Terminal Count Output

1573 Tbl 01

## TRUTH TABLE

$\overline{SR}^{(1)}$	$\overline{PE}$	CET	CEP	Action on the Rising Clock Edge(s)
L	X	X	X	Reset (Clear)
H	L	X	X	Load ( $P_n \rightarrow Q_n$ )
H	H	H	H	Count (Incremental)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)

1573 Tbl 02

### Notes:

- For 'FCT163T only.
- H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care

**ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>**

Symbol	Parameter	Value	Unit
$T_{STG}$	Storage Temperature	-65 to +150	°C
$T_A$	Ambient Temperature Under Bias	-65 to +135	°C
$V_{CC}$	$V_{CC}$ Potential to Ground	-0.5 to +7.0	V
$P_T$	Power Dissipation	0.5	W

Notes: 1573 Tbl 03

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
$I_{OUTPUT}$	Current Applied to Output	120	mA
$V_{IN}$	Input Voltage	-0.5 to +7.0	V
$V_{OUT}$	Voltage Applied to Output	-0.5 to +7.0	V

1573 Tbl 04

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.

**RECOMMENDED OPERATING CONDITIONS**

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1573 Tbl 05

Supply Voltage ( $V_{CC}$ )	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1573 Tbl 06

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating conditions)

Symbol	Parameter	Min	Typ <sup>1</sup>	Max	Units	$V_{CC}$	Conditions	
$V_{IH}$	Input HIGH Voltage	2.0			V			
$V_{IL}$	Input LOW Voltage			0.8	V			
$V_H$	Hysteresis		0.2		V		All inputs	
$V_{IK}$	Input Clamp Diode Voltage		-0.7	-1.2	V	MIN	$I_{IN} = -18\text{mA}$	
$V_{OH}$	Output HIGH Voltage	Military	2.4	3.3	V	MIN	$I_{OH} = -12\text{mA}$	
		Commercial	2.4	3.3	V	MIN	$I_{OH} = -15\text{mA}$	
$V_{OL}$	Output LOW Voltage	Military		0.3	0.5	V	MIN	$I_{OL} = 32\text{mA}$
		Commercial		0.3	0.5	V	MIN	$I_{OL} = 48\text{mA}$
		Commercial		0.3	0.5	V	MIN	$I_{OL} = 64\text{mA}$
$I_I$	Input HIGH Current			20	μA	MAX	$V_{IN} = V_{CC}$	
$I_{IH}$	Input HIGH Current			5	μA	MAX	$V_{IN} = 2.7\text{V}$	
$I_{IL}$	Input LOW Current			-5	μA	MAX	$V_{IN} = 0.5\text{V}$	
$I_{OS}$	Output Short Circuit Current <sup>2</sup>	-60	-120	-225	mA	MAX	$V_{OUT} = 0.0\text{V}$	
$I_{OFF}$	Power-off Disable			100	μA	0V	$V_{OUT} = 4.5\text{V}$	
$C_{IN}$	Input Capacitance <sup>3</sup>		5	10	pF	MAX	All inputs	
$C_{OUT}$	Output Capacitance <sup>3</sup>		9	12	pF	MAX	All outputs	
$I_{CC}$	Quiescent Power Supply Current		0.2	1.5	mA	MAX	$V_{IN} \leq 0.2\text{V}$ , $V_{IN} \geq V_{CC} - 0.2\text{V}$	

1573 Tbl 07

**Notes:**

- Typical limits are at  $V_{CC} = 5.0\text{V}$ ,  $T_A = +25^\circ\text{C}$  ambient.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

- This parameter is guaranteed but not tested.

7



**DC CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions <sup>5</sup>
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs HIGH)	0.2	2.0	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 3.4V^2$ , $f_1 = 0$ , Outputs Open
$I_{CCD}$	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/ mHz	$V_{CC} = \text{MAX}$ , One Bit Toggling, Load Mode, 50% Duty Cycle, Outputs Open, $\overline{CEP} = \overline{CET} = \overline{PE} = \text{GND}$ , $\overline{MR}$ or $\overline{SR} = V_{CC}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
$I_C$	Total Power Supply Current <sup>5</sup>	1.7	4.0	mA	$V_{CC} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , Load Mode, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz}$ , $\overline{CEP} = \overline{CET} = \overline{PE} = \text{GND}$ , $\overline{MR}$ or $\overline{SR} = V_{CC}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		2.2	6.0	mA	$V_{CC} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , Load Mode, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz}$ , $\overline{CEP} = \overline{CET} = \overline{PE} = \text{GND}$ , $\overline{MR}$ or $\overline{SR} = V_{CC}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
		4.0	7.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , Load Mode, 50% Duty Cycle, Outputs Open, Four Bit Toggling at $f_1 = 5\text{MHz}$ , $\overline{CEP} = \overline{CET} = \overline{PE} = \text{GND}$ , $\overline{MR}$ or $\overline{SR} = V_{CC}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		5.2	12.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ , $f_0 = 10\text{MHz}$ , Load Mode, 50% Duty Cycle, Outputs Open, Four Bit Toggling at $f_1 = 5\text{MHz}$ , $\overline{CEP} = \overline{CET} = \overline{PE} = \text{GND}$ , $\overline{MR}$ or $\overline{SR} = V_{CC}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

1573 Tbl 08

**Notes:**

- Typical values are at  $V_{CC} = 5.0V$ , +25°C ambient.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $$I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$$

$$I_{CC} = \text{Quiescent Current with CMOS input levels}$$

$$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$$

- $D_H$  = Duty Cycle for TTL Inputs High
  - $N_T$  = Number of TTL Inputs at  $D_H$
  - $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - $f_0$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - $f_1$  = Input Frequency
  - $N_1$  = Number of Inputs at  $f_1$
- All currents are in milliamps and all frequencies are in megahertz.
6.  $\overline{MR}$  for 'FCT161T,  $\overline{SR}$  for 'FCT163T

## AC CHARACTERISTICS

Symbol	Parameter	'FCT161T 'FCT163T				'FCT161AT 'FCT163AT				'FCT161CT 'FCT163CT				Units	Fig. No.
		MIL		COM'L		MIL		COM'L		MIL		COM'L			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP TO $Q_n$ ( $\overline{PE}$ Input High)	2.0	11.5	2.0	11.0	2.0	7.5	2.0	7.2	1.5	6.1	1.5	5.8	ns	1, 5
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP TO $Q_n$ ( $\overline{PE}$ Input Low)	2.0	10.0	2.0	9.5	2.0	6.5	2.0	6.2	1.5	5.5	1.5	5.2	ns	1, 5
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP TO TC	2.0	16.5	2.0	15.0	2.0	10.8	2.0	9.8	1.5	8.7	1.5	7.8	ns	1, 5
$t_{PLH}$ $t_{PHL}$	Propagation Delay CET TO TC	1.5	9.0	1.5	8.5	1.5	5.9	1.5	5.5	1.5	4.8	1.5	4.4	ns	1, 5
$t_{PLH}$ $t_{PHL}$	Propagation Delay MR TO $Q_n$ ( $\overline{FCT161T}$ )	2.0	14.0	2.0	13.0	2.0	9.1	2.0	8.5	1.5	7.3	1.5	6.8	ns	1, 6
$t_{PLH}$ $t_{PHL}$	Propagation Delay MR TO TC ( $\overline{FCT161T}$ )	2.0	12.5	2.0	11.5	2.0	8.2	2.0	7.5	1.5	6.6	1.5	6.0	ns	1, 6
$t_S(H)$ $t_S(L)$	Setup Time HIGH or LOW $P_n$ to CP	5.5	—	5.0	—	4.5	—	4.0	—	3.9	—	3.5	—	ns	4
$t_H(H)$ $t_H(L)$	Hold Time HIGH or LOW $P_n$ to CP	2.0	—	1.5	—	2.0	—	1.5	—	2.0	—	1.5	—	ns	4
$t_{SU}(H)$ $t_{SU}(L)$	Setup Time HIGH or LOW $\overline{PE}$ or $\overline{SR}$ to CP	13.5	—	11.5	—	11.5	—	9.5	—	9.0	—	7.6	—	ns	4
$t_H(H)$ $t_H(L)$	Hold Time HIGH or LOW $\overline{PE}$ or $\overline{SR}$ to CP	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	1.0	—	ns	4
$t_{SU}(H)$ $t_{SU}(L)$	Setup Time HIGH or LOW CEP or CET to CP	13.0	—	11.5	—	11.0	—	9.5	—	8.8	—	7.6	—	ns	4
$t_H(H)$ $t_H(L)$	Hold Time HIGH or LOW CEP or CET to CP	0	—	0	—	0	—	0	—	0	—	0	—	ns	4
$t_W(H)$ $t_W(L)$	Clock Pulse Width (Load) HIGH or LOW	5.0	—	5.0	—	4.0 <sup>2</sup>	—	4.0 <sup>2</sup>	—	4.0 <sup>2</sup>	—	4.0 <sup>2</sup>	—	ns	5
$t_W(H)$ $t_W(L)$	Clock Pulse Width (Count) HIGH or LOW	8.0	—	7.0	—	7.0	—	6.0	—	6.0	—	5.0	—	ns	5
$t_W(L)$	MR Pulse Width LOW ( $\overline{FCT161T}$ )	5.0	—	5.0	—	4.0 <sup>2</sup>	—	4.0 <sup>2</sup>	—	4.0 <sup>2</sup>	—	4.0 <sup>2</sup>	—	ns	6
$t_{REM}$	Recovery Time MR to CP ( $\overline{FCT161T}$ )	6.0	—	6.0	—	5.0	—	5.0	—	4.5	—	4.0	—	ns	6


## Notes:

1. Minimum limits are guaranteed but not tested on Propagation Delays.
2. This parameter is guaranteed but not tested.

1573 Tbl 09

7

### ORDERING INFORMATION



1573 03