

8TS805, 806 Latches/Flip-Flops

8TS805 Octal Transparent Latch With 3-State Outputs
8TS806 Octal D Flip-Flop With 3-State Outputs
Product Specification

Logic Products

FEATURES

- 8-bit transparent latch – 8TS805
- 8-bit positive, edge-triggered register – 8TS806
- 3-State output buffers
- Common 3-State Output Enable
- Independent register and 3-State buffer operation

DESCRIPTION

The 8TS805 is an octal, transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Latch Enable (E) and Output Enable (\overline{OE}) control gates.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data present one set-up time before the High-to-Low enable transition. The enable logic has about 400mV of hysteresis built

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
8TS805	10ns	105mA
8TS806	8ns	116mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N8TS805N, N8TS806N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	8TS
All	Inputs	1Sul
All	Outputs	10Sul

NOTE:


An 8TS unit load (Sul) is $50\mu A I_{IH}$ and $-2.0mA I_{IL}$.

in to help minimize problems that signal and ground noise can cause on the latching operation.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Latches/Flip-Flops

8TS805, 806


The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the latch operation. When \overline{OE} is LOW, the latched or transparent data appears at the outputs. When \overline{OE} is HIGH, the outputs are in the

HIGH impedance "off" state, which means they will neither drive nor load the bus.


The 8TS806 is an 8-bit, edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable (\overline{OE}) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The clock buffer has about 400mV of hysteresis built in to help minimize problems that signal and ground noise can cause on the clocking operation.

LOGIC DIAGRAM, 8TS805



LOGIC DIAGRAM, 8TS806



MODE SELECT — FUNCTION TABLE, 8TS805

OPERATING MODES	INPUTS			INTERNAL REGISTER	OUTPUTS
	\overline{OE}	E	D _n		Q ₀ - Q ₇
Enable and read register	L	H	L	L	L
	L	H	H	H	H
Latch and read register	L	L	l	L	L
	L	L	h	H	H
Disable outputs	H	X	X	X	(Z)

Latches/Flip-Flops

8TS805, 806

MODE SELECT — FUNCTION TABLE, 8TS806

OPERATING MODES	INPUTS			INTERNAL REGISTER	OUTPUTS
	OE	CP	D _n		Q ₀ - Q ₇
Load and read register	L L	↑ ↑	l h	L H	L H
Load register and disable outputs	H	X	X	X	(Z)

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW OE transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW OE transition.

(Z) = HIGH impedance "off" state

↑ = LOW-to-HIGH clock transition

X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		8TS	8TS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	-55 to +125	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	8TS			UNIT
	Min	Nom	Max	
V _{CC}	4.75	5.0	5.25	V
V _{IH}	2.0			V
V _{IL}			+0.8	V
I _{IK}			-18	mA
I _{OH}			-6.5	mA
I _{OL}			20	mA
T _A	0		70	°C

NOTE:

V_{IL} = +0.7V MAX for 8TS at T_A = +125°C only.

Latches/Flip-Flops

8TS805, 806

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹		8TS805, 806			UNIT
			Min	Typ ²	Max	
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.4	3.1		V
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	I _{OL} = MAX			0.5	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.2	V
I _{OZH} Off-state output current, HIGH-level voltage applied	V _{CC} = MAX, V _{IH} = MIN, V _O = 2.4V				50	μA
I _{OZL} Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _{IH} = MIN, V _O = 0.5V				-50	μA
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V				1.0	mA
I _{IH} HIGH-level input current	V _{CC} = MAX, V _I = 2.7V				50	μA
I _{IL} LOW-level input current	V _{CC} = MAX, V _I = 0.5V				-0.25	mA
I _{OS} Short-circuit output current ³	V _{CC} = MAX		-40		-100	mA
I _{CC} Supply current (total)	V _{CC} = MAX	I _{CCL} 8TS805		105	160	mA
		I _{CCL} All inputs grounded, 8TS806		102	140	mA
		I _{CCZ} CP, \overline{OE} = 4.5V D inputs = GND		131	180	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
- V_{OL} = +0.45V MAX for 8STS at T_A = +125°C only.

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

PARAMETER	TEST CONDITIONS	8TS		UNIT
		C _L = 15pF, R _L = 280Ω		
		Min	Max	
f _{MAX} Maximum clock frequency	Waveform 6, 8TS806	75		MHz
t _{PLH} Propagation delay t _{PHL} Latch enable to output	Waveform 1, 8TS805		14 18	ns
t _{PLH} Propagation delay t _{PHL} Data to output	Waveform 4, 8TS805		9 13	ns
t _{PLH} Propagation delay t _{PHL} Clock to output	Waveform 6, 8TS806		15 17	ns
t _{PZH} Enable time to HIGH level	Waveform 2		15	ns
t _{PZL} Enable time to LOW level	Waveform 3 8TS805 8TS806		18 18	ns
t _{PHZ} Disable time from HIGH level	Waveform 2, C _L = 5pF		9	ns
t _{PLZ} Disable time from LOW level	Waveform 3, C _L = 5pF		12	ns


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

Latches/Flip-Flops

8TS805, 806

AC WAVEFORMS



Latches/Flip-Flops

8TS805, 806

AC SET-UP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	8TS		UNIT
		Min	Max	
$t_{W(H)}$ $t_{W(L)}$ Latch enable pulse width	Waveform 1, 8TS805	6 7.3		ns
t_s Set-up time, data to latch enable	Waveform 5, 8TS805	5		ns
t_h Hold time, data to latch enable	Waveform 5, 8TS805	10		ns
$t_{W(H)}$ $t_{W(L)}$ Clock pulse width	Waveform 6, 8TS806	6 7.3		ns
t_s Set-up time, data to clock	Waveform 7, 8TS806	5		ns
t_h Hold time, data to clock	Waveform 7, 8TS806	4		ns

TEST CIRCUITS AND WAVEFORMS

Test Circuit For 3-State Outputs

Input Pulse Definition

$V_M = 1.3\text{V}$ for 74LS; $V_M = 1.5\text{V}$ for all other TTL families.

TEST	SWITCH 1	SWITCH 2
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PHZ}	Closed	Closed
t_{PLZ}	Closed	Closed

SWITCH POSITION

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t_{TLH}	t_{TLL}
8T	3.0V	1MHz	500ns	2.5ns	2.5ns

DEFINITIONS

R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

$R_X = 1\text{k}\Omega$ for 74, 74S, $R_X = 5\text{k}\Omega$ for 74LS.

t_{TLH} , t_{TLL} Values should be less than or equal to the table entries.