

SN54290, SN54293, SN54LS290, SN54LS293 SN74290, SN74293, SN74LS290, SN74LS293

Decade and 4-Bit Binary Counters

The SN54290/SN74290, SN54LS290/SN74LS290, SN54293/SN74293, and SN54LS293/ SN74LS293 counters are electrically and functionally identical to the SN5490A/SN7490A, SN54LS90/SN74LS90, SN5493A/SN7493A, and SN54LS93/SN74LS93, respectively. Only the arrangement of the terminals has been changed for the '290, 'LS290, '293, and 'LS293.

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '290 and 'LS290 and divide-by-eight for the '293 and 'LS293. All of these counters have a gated zero reset and the '290 and 'LS290 also have gated set-to-nine inputs for use in BCD nine's complement applications.

Rochester Electronics
Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54290, SN54293, SN54LS290, SN54LS293, SN74290, SN74293, SN74LS290, SN74LS293 DECADE AND 4-BIT BINARY COUNTERS MARCH 1974 – REVISED MARCH 1988

'290, 'LS290 . . . DECADE COUNTERS '293, 'LS293 . . . 4-BIT BINARY COUNTERS

 GND and V_{CC} on Corner Pins (Pins 7 and 14 Respectively)

description


The SN54290/SN74290, SN54LS290/SN74LS290, SN54293/SN74293, and SN54LS293/SN74LS293 counters are electrically and functionally identical to the SN5490A/SN7490A, SN54LS90/SN74LS90, SN5493A/SN7493A, and SN54LS93/SN74LS93, respectively. Only the arrangement of the terminals has been changed for the '290, 'LS290, '293, and 'LS293.

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '290 and 'LS290 and divide-by-eight for the '293 and 'LS293.

All of these counters have a gated zero reset and the '290 and 'LS290 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use the maximum count length (decade or four-bit binary) of these counters, the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '290 and 'LS290 counters by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .

SN54290, SN54LS290, SN54293, SN54LS293...J OR W PACKAGE SN74290, SN74293...N PACKAGE SN74LS290, SN74LS293...D OR N PACKAGE




	290			293	
R9(1) 1 NC 2 R9(2) 3	13 F 12 F	RO(1)			VCC R0(2) R0(1)
0 C ∐4		КВ	oc []	4 11	
OB 🛛 5		СКА	QΒ	1] СКА
№ Ц6	эДе	DA C		69] QA
GND [7	8] 0	DD	GND 🗍	78] QD

SN54LS290, SN54LS293 . . . FK PACKAGE (TOP VIEW)





R0(2) 39 S Ş 2 1 20 19 18 [R0(1) R9(2) 4 17 🛾 NC NC 5 16 [] CKB QC] 6 15 [] NC NC 7 14 [] CKA QB [] 8 9 10 11 12 13 N N 288




NC - No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



SN54290, SN54293, SN54LS290, SN54LS293, SN74290, SN74293, SN74LS290, SN74LS293 Decade and 4-bit binary counters

logic symbols[†]



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

2 TTL Devices

TEXAS POST OFFICE BOX 655012 + DALLAS, TEXAS 75265

SN54290, SN54293, SN54LS290, SN54LS293, SN74290, SN74293, SN74LS290, SN74LS293 **DECADE AND 4-BIT BINARY COUNTERS**

'293, 'LS293 COUNT SEQUENCE (See Note C) OUTPUT

۵D

L

L

н

н Ł. н L

н

н н L L

н н L

н н н Ł

н н

ī L L

н L

> н н L

L

L

QC QB QA

L н

L

н

н н

Ł

н

н

COUNT

0

1 L L

2 L L н Ł н н

3 L L L, L

4

5 L н L н

6

7 L н н н

8

9 н L ι. н

10

11

12

13

14

15

CD CO	90, ' UN1 See f	T SE	QU	ENC	E	'2 BI-QI (S	U
COUNT		001	PUT			COUNT	I
COONT	ap	ac	QB	0A		COUNT	ĺ
0	L	L	L	L		0	I
1	L	L	L	н		1	Į
2	L	L	н	L		2	
3	L	Ł	н	н		3	
4	L	н	L	٤		4	1
5	L	н	L	н		5	
6	L	н	н	L		6	
7	L	н	н	н		7	
8	н	L	٤	٤		8	
9	н	L	L	н		9	

l	90, ' JIN/ ee N	ARY	(5-	2)	RES	ET/CO	": U
		ουτ	PUT		1	RESET	IN
'	QA	QD	$\mathbf{a}_{\mathbf{C}}$	α _B	R ₀₍₁₎	R0(2)	F
	L	L	L	L	н	н	
	1 L	L	L	н	н	н	
	L	L	н	L	x	×	
	L	L	н	н	x	L	
	L .	н	L	L	L.	×	
	н	L	L	L	L	×	
	н	L	Ļ	н	х	L	
	н	L	н	L			
	н	L	н	н			
	н	н	L	L			

	RESET	INPUTS	5	OUTPUT						
R ₀₍₁₎	R0(2)	Rg(1)	R9(2)	QD	QС	QB	QA			
н	н	L	х	L	L	L	L			
н	н	x	L	L	L	L	L			
х	×	н	н	н	L	L	н			
х	L	×	L		со	UNT				
L	x	L	х		co	UNT				
L	×	×	L		со	UNT				
х	L	L	x		co	UNT				

'293, 'LS293 **RESET/COUNT FUNCTION TABLE** RESET INPUTS OUTPUT

L L Ł L

ad ac as

COUNT

COUNT

QA

R0(2)

н

х

ι

R0(1)


н

ι


х

- NOTES: A. Output QA is connected to input B for BCD count. B. Output Q_D is connected to input A for bi-quinary count.
 - C. Output Q_A is connected to input B.
 - D. H = high level, L = low level, X = irrelevant

logic diagrams (positive logic)



'293, 'LS293



Pin numbers shown are for D, J, N, and W packages. The J and K inputs shown without connection are for reference only and are functionally at a high level.






TTL Devices 2

2-793

SN54290, SN54293, SN74290, SN74293 Decade and 4-bit binary counters

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)																					. 7	V
Input voltage																					. 5.5	V
Interamitter voltage (see Note 2)																					. ວ.ວ	v
Operating free-air temperature rang	e: St	V54	' Ci	rcui	ts														-5	Ct	0 125	C
	12	174	' Ci	rcui	its															υc	10 /0	
Storage temperature range			•		·	 •	·	·	·	• •	•	·	•	•	•	·	·	·	-0	ο C τ	0 150	C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

 This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R₀ inputs, and for the '290 circuit, it also applies between the two R9 inputs.

recommended operating conditions

			SN5	4'		SN74	·	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	v
High-level output current, IOH				-800			-800	μA
Low-level output current, IOL				16			16	mA
	A input	0		32	0		32	MHZ
Count frequency, fcount	B input	0		16	0		16	
	A input	15			15			
Pulse width, tw	B input	30			30			ns
	Reset inputs	15			15			
Reset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		~55		125	0		70	°C



2

SN54290, SN54293, SN74290, SN74293 **DECADE AND 4 BIT BINARY COUNTERS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					unt.		'290					
	PARAMETER		TEST CO	NDITIO	451	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
∨ін	High-level input voltage					2			2			V
VIL	Low-level input voltage					1		0.8			0.8	V
VIK	Input clamp voltage		VCC = MIN,	ly =1:	2 mA			-1.5			-1.5	Γv.
VOH	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,			2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,		-		0.2	0.4		0.2	0.4	v
4	Input current at maximum input	t voltage	V _{CC} = MAX,	VI = 5.5	5 V			1			1	mA
	· · · · · · · · · · · · · · · · · · ·	Any reset						40			40	
чн	High-level input current	A input	V _{CC} = MAX,	V ₁ = 2.4	l V			80			80	μΑ
		B input]					120			80	
		Any reset						1.6			-1.6	
ΊL	Low-level input current	A input	V _{CC} = MAX,	VI = 0.4	l V			-3.2			-3.2	mA
		B input	1					-4.8			-3.2	
	8				SN54'	-20		-57	-20		-57	-
los	Short-circuit output current §		V _{CC} = MAX		SN74'	-18		-57	-18		-57	mA
1cc	Supply current		V _{CC} = MAX,	See Not	e 3		29	42		26	39	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. [§]Not more than one output should be shorted at a time.

10A outputs are tested at IOL = 16 mA plus the limit value of IIL for the B input. This permits driving the B input while maintaining full fan-out capability.

NOTE 3: ICC is measured with all outputs open, both Ro inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	FROM	то			'290			′293		UNIT
PARAMETER#	(INPUT)	(Ουτρυτ)	TEST CONDITIONS	MIN	түр	MAX	MIN	TYP	MAX	
,	A	۵ _A		32	42		32	42		MHz
fmax	В	QB]	16			16			
^t PLH	A	0.	1		10	16		10	16	ns
^t PHL	1 ^	QA			12	18		12	18	1 "
^t PLH	A	0-	1		32	48		46	70	ns
^t PHL	1 ^	οD	C 15 oF		34	50		46	70	ns
^t PLH	в	0-	Cլ=15pF,		10	16		10	16	ns
^t PHL	1 "	QB	R _L = 400 Ω, See Note 4		14	21		14	21	1 13
tPLH	в	0.0	See Note 4		21	32		21	32	-ns
TPHL	1 °	ΔC			23	35		23	35	415
^t ₽LH	в	0.5	1		21	32		34	51	ns
^t PHL	1 °	۵D			23	35	1	34	51	1
^t PHL	Set-to-0	Any]		26	40		26	40	ns
tPLH	Set-to-9	0 _A , 0 _D]		20	30				ns
tPHL	- Set-10-9	QB, QC	1		26	40				1 ¹¹⁵

#fmax = maximum count frequency

tpLH = propagation delay time, low-to-high-level output


tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



SN54LS290, SN54LS293, SN74LS290, SN74LS293 Decade and 4-bit binary counters

schematics of inputs and outputs



TTL Devices

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 5)			 	
Input voltage: R inputs			 	
A and B inputs			 	5.5 V
Operating free-air temperature range:	SN54LS290	, SN54LS293	 . <i>.</i>	55°C to 125°C
	SN74LS290). SN74LS293	 	0°C to /0 C
Storage temperature range			 	–65°C to 150°C

NOTE 5: Voltage values are with respect to network ground terminal.

recommended operating conditions

		S	N54LS	,		UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μA
Low-level output current, IOL				4			8	mA
	A input	0		32	0		32	MHz
Count frequency, fcount	B input	0		16	0		16	141172
	A input	15			15			
Pulse width, tw	B input	30			30			ns
Fuise Width, W	Reset inputs	30			30			L
Reset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

SN54LS290, SN54LS293, SN74LS290, SN74LS293 DECADE AND 4-BIT BINARY COUNTERS

					+		SN54LS			SN74LS	·	UNIT
	PARAMET	ER	TE	ST CONDITIONS	51	MIN	түр‡	MAX	MIN	TYP‡	MAX	UNI
√ін	High-level input	t voltage				2			2			v
VIL	Low-level input	tvoltage						0.7			0.8	V
VIK	Input clamp vo	Itage	V _{CC} = MiN,	I _I = -18 mA				-1.5			-1.5	V
	High-level outp		V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μA		2.5	3.4		2.7	3.4		v
			V _{CC} = MIN,	V _{1H} = 2 V,	IOL = 4 mA¶		0.25	0.4		0.25	0.4	v
VOL	Low-level outp	ut voltage	VIL = VIL max		IOL = 8 mA¶			ar h		0.35	0,5	Ň
		Any reset	VCC = MAX,	V ₁ = 7 V				0.1			0.1	
	Input current	A input						0,2			0.2]
կ	at maximum	B of 'LS290	V _{CC} = MAX,	V1 = 5.5 V				0.4			0.4	mA
	input voltage	B of 'LS293						0.2			0,2	
		Any reset						20			20	
	High-level	A input	1					40			40	مبر ا
ηн	input current	B of 'LS290	V _{CC} = MAX,	VI = 2.7 V				80			80	ļ "~
		B of 'LS293	1					40			40	
		Any reset						-0.4			-0.4	
	Low-level	A input	1	N - 0 4 M				-2.4			-2.4	mA
ЧĽ	input current	B of 'LS290	V _{CC} = MAX,	V _I = 0.4 V				-3.2			-3.2	1
	-	B of 'LS293	1								-1.6	
los	Short-circuit o	utput current§	V _{CC} = MAX			-20		100	-20		-100	m/
				See Note 3	'LS290		9	15	<u> </u>	9	15	- m/
lcc	Supply current		V _{CC} = MAX,	See Note 3	'LS293		9	15		9	15	L

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_{\Delta} = 25^{\circ}C$.

8 Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 \P_{Q_A} outputs are tested at specified I_{OL} plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full

fan-out capability. NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS290			'LS293			UNIT
				MIN	түр	MAX	MIN	түр	MAX	
fmax	A	QA	-	32	42		32	42		MHz
	в	QB		16			16			
¹ PLH	A	QA			10	16		10	16	ns
^t PHL					12	18		12	18	
^t PLH	A	۵ _D			32	48		46	70	ns
^t PHL					34	50		46	70	
^t PLH	В	QB			10	16		10	16	ns
^t PHL					14	21		14	21	
tPLH	В	QC			21	32		21	32	ns
^t PHL					23	35		23	35	
tPLH	В	۵ _D			21	32		34	51	ns
^t PHL					23	35	1	34	51	
^t PHL	Set-to-0	Any			26	40		26	40	nş
^t PLH	Set-to-9	Q _A , Q _D	-		20	30				
^t PHL		Q _B , Q _C			26	40				ns

#fmax = maximum count frequency

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

