

## FEATURES

- Member of Texas Instruments Widebus+™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Supports Mixed-Mode Signal Operation (5-V

GKE OR ZKE PACKAGE

(TOP VIEW) 2 3 4 5 6 1 000000 Α 000000 в 000000 С D 000000 Е 000000 0000000F 000000 G 0000000н 000000 J 000000 κ L 000000 000000 М 000000 Ν Р 000000 R 000000 Т 000000

Input and Output Voltages With 3.3-V V<sub>cc</sub>)

- **Supports Unregulated Battery Operation** Down to 2.7 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A) \_
  - 1000-V Charged-Device Model (C101)

	1	2	3	4	5	6					
Α	1Y2	1Y1	1 <del>0E</del>	2 <del>0E</del>	1A1	1A2					
В	1Y4	1Y3	GND	GND	1A3	1A4					
С	2Y2	2Y1	1V <sub>CC</sub>	1V <sub>CC</sub>	2A1	2A2					
D	2Y4	2Y3	GND	GND	2A3	2A4					
Е	3Y2	3Y1	GND	GND	3A1	3A2					
F	3Y4	3Y3	1V <sub>CC</sub>	1V <sub>CC</sub> 1V <sub>CC</sub>		3A4					
G	4Y2	4Y1	GND	GND	4A1	4A2					
н	4Y3	4Y4	4 <del>0E</del>	3 <del>0E</del>	4A4	4A3					
J	5Y2	5Y1	5 <mark>0E</mark>	6 <del>0E</del>	5A1	5A2					
к	5Y4	5Y3	GND	GND	5A3	5A4					
L	6Y2	6Y1	2V <sub>CC</sub>	2V <sub>CC</sub>	6A1	6A2					
м	6Y4	6Y3	GND	GND	6A3	6A4					
Ν	7Y2	7Y1	GND	GND	7A1	7A2					
Р	7Y4	7Y3	2V <sub>CC</sub>	2V <sub>CC</sub>	7A3	7A4					
R	8Y2	8Y1	GND	GND	8A1	8A2					
Т	8Y3	8Y4	8 <del>0E</del>	7 <mark>0E</mark>	8A4	8A3					

#### **TERMINAL ASSIGNMENTS**

# DESCRIPTION/ORDERING INFORMATION

The SN74LVT32244 is a 32-bit buffer and line driver designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

#### **ORDERING INFORMATION**

	T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	-40°C to 85°C	BGA – GKE	Reel of 1000	SN74LVT32244GKER	– VJ244		
		BGA – ZKE (Pb-free)	Reel OF 1000	SN74LVT32244ZKER	VJZ44		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus+ is a trademark of Texas Instruments.

SCBS748C-OCTOBER 2000-REVISED NOVEMBER 2006



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

This device can be used as eight 4-bit buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. The device provides true outputs and has symmetrical active-output-enable ( $\overline{OE}$ ) inputs. It is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

(each 4-bit buffer/driver)									
INP	OUTPUT								
OE	Α	Y							
L	Н	Н							
L	L	L							
Н	Х	Z							

#### FUNCTION TABLE (each 4-bit buffer/driver)

SCBS748C-OCTOBER 2000-REVISED NOVEMBER 2006





LOGIC DIAGRAM (POSITIVE LOGIC)

SCBS748C-OCTOBER 2000-REVISED NOVEMBER 2006

### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MI	N MAX	UNIT
$V_{CC}$	Supply voltage range		-0.	.5 4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.	5 7	V
Vo	Voltage range applied to any output in the h	-0.	5 7	V	
Vo	Voltage range applied to any output in the h	-0.	.5 V <sub>CC</sub> + 0.5	V	
I <sub>O</sub>	Current into any output in the low state		128	mA	
I <sub>O</sub>	Current into any output in the high state $^{(3)}$			64	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	GKE/ZKE package		40	°C/W
T <sub>stg</sub>	Storage temperature range	Storage temperature range			

Texas

TRUMENTS www.ti.com

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) This current flows only when the output is in the high state and  $V_0 > V_{CC}$ .

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

## **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	2.7	3.6	V		
V <sub>IH</sub>	High-level input voltage	2		V		
V <sub>IL</sub>	Low-level input voltage		0.8	V		
VI	Input voltage		5.5	V		
I <sub>OH</sub>	High-level output current		-32	mA		
I <sub>OL</sub>	Low-level output current			64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V	
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		μs/V	
T <sub>A</sub>	Operating free-air temperature	Operating free-air temperature				

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITI	ONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IK</sub>		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V,$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> – 0.2				
V <sub>OH</sub>		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA	2.4			V	
		V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = -32 mA	2				
		<u> </u>	I <sub>OL</sub> = 100 μA			0.2		
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5		
V <sub>OL</sub>			I <sub>OL</sub> = 16 mA			0.4	V	
		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA		0.5			
			I <sub>OL</sub> = 64 mA			0.55		
V		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V	5.5 V				
l <sub>l</sub>	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_{I} = V_{CC}$ or GND			±1	A	
	Dete innute	<u> </u>	$V_{I} = V_{CC}$		1	μA		
Data inputs		V <sub>CC</sub> = 3.6 V	V <sub>1</sub> = 0	-5			L	
I <sub>off</sub>		V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$			±100	μΑ	
I <sub>OZH</sub>		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V			5	μΑ	
I <sub>OZL</sub>		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-5	μΑ	
I <sub>OZPU</sub>		$V_{CC} = 0$ to 1.5 V, $V_{O} = 0.5$ V to 3 V,	$\overline{OE}$ = don't care			±100	μΑ	
I <sub>OZPD</sub>		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 3 \text{ V}_{O}$	$\overline{OE}$ = don't care			±100	μΑ	
lcc			Outputs high	0.38		0.38		
		$V_{CC} = 3.6 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low	10 0.38			mA	
			Outputs disabled					
$\Delta I_{CC}^{(2)}$		$V_{CC}$ = 3 V to 3.6 V, One input at V <sub>C</sub> Other inputs at V <sub>CC</sub> or GND			0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0			4		pF	
Co		$V_0 = 3 V \text{ or } 0$			9		pF	

(1) All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.

SCBS748C-OCTOBER 2000-REVISED NOVEMBER 2006

### **Switching Characteristics**


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM			V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V	
	(INPUT)	(OUTPUT)	MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	
t <sub>PLH</sub>	۸	V	1.2	2.3	3.2		3.7	20
t <sub>PHL</sub>	A	I	1.2	2	3.2		3.7	ns
t <sub>PZH</sub>	ŌE	V	1.2	2.6	4		5	20
t <sub>PZL</sub>		I	1.2	2.7	4		5	ns
t <sub>PHZ</sub>	- <u>OE</u>	V	2.2	3.3	4.5		5	20
t <sub>PLZ</sub>		ř	2	3.1	4.2		4.4	ns
t <sub>sk(LH)</sub>					0.5			20
t <sub>sk(HL)</sub>					0.5			ns

(1) All typical values are at V\_{CC} = 3.3 V, T\_A = 25^{\circ}C.

### SN74LVT32244 3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCBS748C-OCTOBER 2000-REVISED NOVEMBER 2006





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time, with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



14-Jan-2021

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVT32244GKER	OBSOLETE	LFBGA	GKE	96		TBD	Call TI	Call TI	-40 to 85	VJ244	
SN74LVT32244ZKER	OBSOLETE	LFBGA	ZKE	96		TBD	Call TI	Call TI	-40 to 85	VJ244	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-205 variation CC.
  - D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-205 variation CC.

D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated