

Quad D flip-flop**74ALS175****FEATURES**

- Four edge-triggered D flip-flops
- Buffered common clock
- Buffered asynchronous master reset
- True and complementary outputs

DESCRIPTION

The 74ALS175 is a quad, edge-triggered D-type flip-flops with individual D inputs and both Q and \bar{Q} outputs. The common buffered clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.



All Q outputs will be forced Low independent of clock or data inputs by a Low voltage level on the MR input. The device is useful for applications where both true and complement outputs are required, and the clock and master reset are common to all storage elements.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS175	70MHz	7mA


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 – D3	Data inputs	1.0/1.0	20 μ A/0.1mA
CP	Clock Pulse input (active rising edge)	1.0/1.0	20 μ A/0.1mA
MR	Master Reset input (active-Low)	1.0/1.0	20 μ A/0.1mA
Q0 – Q3	True outputs	20/80	0.4mA/8mA
$\bar{Q}0$ – $\bar{Q}3$	Complementary outputs	20/80	0.4mA/8mA

NOTE: One (1.0) ALS unit load is defined as: 20 μ A in the High state and 0.1mA in the Low state.

LOGIC SYMBOL**PIN CONFIGURATION****ORDERING INFORMATION**


DESCRIPTION	ORDER CODE	DRAWING NUMBER
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^\circ C$ to $+70^\circ C$	
16-pin plastic DIP	74ALS175N	SOT38-4
16-pin plastic SO	74ALS175D	SOT109-1

IEC/IEEE SYMBOL

Quad D flip-flop

74ALS175

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUTPUTS		OPERATING MODE
MR	CP	D	Q _n	Q̄ _n	
L	X	X	L	H	Reset (clear)
H	↑	h	H	L	Load "1"
H	↑	l	L	H	Load "0"

NOTES:

- H = High-voltage level
- h = High state must be present one setup time before the Low-to-High clock transition
- L = Low-voltage level
- l = Low state must be present one setup time before the Low-to-High clock transition
- X = Don't care
- ↑ = Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	-0.5	to +7.0		V
V _{IN}	Input voltage	-0.5	to +7.0		V
I _{IN}	Input current	-30	to +5		mA
V _{OUT}	Voltage applied to output in High output state	-0.5	to V _{CC}		V
I _{OUT}	Current applied to output in Low output state		16		mA
T _{amb}	Operating free-air temperature range	0	to +70		°C
T _{stg}	Storage temperature range	-65	to +150		°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-0.4	mA
I _{OL}	Low-level output current			8	mA
T _{amb}	Operating free-air temperature range	0		+70	°C

Quad D flip-flop

74ALS175

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			MIN	TYP ²	MAX	
V _{OH}	High-level output voltage	V _{CC} ±10%, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = MAX	V _{CC} - 2			V
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 4mA I _{OL} = 8mA	0.25 0.35	0.4 0.50	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}		-0.73	-1.5	V
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V			100	µA
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7V			20	µA
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.5V			-0.1	mA
I _O	Output current ³	V _{CC} = MAX, V _O = 2.25V	-30		-112	mA
I _{CC}	Supply current (total)	V _{CC} = MAX		7	14	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
- The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS		UNIT	
			T _{amb} = 0°C to +70°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω			
			MIN	MAX		
f _{MAX}	Maximum clock frequency	Waveform 1	60		MHz	
t _{PLH} t _{PHL}	Propagation delay CP to Qn or CP to \bar{Q}_n	Waveform 1	3.0 5.0	13.0 16.0	ns	
t _{PLH}	Propagation delay, MR to Qn	Waveform 2	3.0	13.0	ns	
t _{PHL}	Propagation delay, MR to \bar{Q}_n	Waveform 2	8.0	18.0	ns	

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS		UNIT	
			T _{amb} = 0°C to +70°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω			
			MIN	MAX		
t _{su(H)} t _{su(L)}	Setup time, High or Low Dn to CP	Waveform 3	6.0 6.0		ns	
t _{h(H)} t _{h(L)}	Hold time, High or Low Dn to CP	Waveform 3	0.0 0.0		ns	
t _{w(H)} t _{w(L)}	CP pulse width, High or Low	Waveform 1	8.0 8.0		ns	
t _{w(L)}	MR pulse width, Low	Waveform 2	6.0		ns	
t _{REC}	Recovery time, MR to CP	Waveform 2	6.0		ns	




Quad D flip-flop

74ALS175

AC WAVEFORMS


For all waveforms, $V_M = 1.3V$.

The shaded areas indicate when the input is permitted to change for predictable output performance.


Waveform 1. Propagation Delay for Clock Input to Output,
Clock Pulse Width,
and Maximum Clock FrequencyWaveform 2. Master Reset Pulse Width,
Master Reset to Output Delay,
and Master Reset to Clock Recovery Time

Waveform 3. Data Setup and Hold Times

TEST CIRCUIT AND WAVEFORMS



Test Circuit for Totem-pole Outputs



Input Pulse Definition

Family	INPUT PULSE REQUIREMENTS					
	Amplitude	V_M	Rep.Rate	t_w	t_{TLH}	t_{THL}
74ALS	3.5V	1.3V	1MHz	500ns	2.0ns	2.0ns

SC00005