

SRAM

256K x 4 SRAM WITH OUTPUT ENABLE

5V ASYNCHRONOUS SRAM

FEATURES

- High speed: 12, 15, 20 and 25
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL-compatible
- Fast \overline{OE} access time: 6ns

OPTIONS

- Timing

12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
- Packages

Plastic DIP (400 mil)	None
Plastic SOJ (400 mil)	DJ
- 2V data retention (optional) L
- 2V data retention, low power (optional) LP
- Temperature

Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT
- Part Number Example: MT5C1005DJ-20 L

MARKING

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION


The MT5C1005 is organized as a 262,144 x 4 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (\overline{CE}) and output enable (\overline{OE}) with this organization. This enhancement can place the outputs in High-Z for additional flexibility in system design.


Writing to this device is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH while output enable (\overline{OE})

PIN ASSIGNMENT (Top View)

28-Pin DIP (SA-5)



28-Pin SOJ (SD-3)




and \overline{CE} go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "L" and "LP" versions each provide a 70 percent reduction in CMOS standby current (I_{SB2}) over the standard version. The LP version also provides a 90 percent reduction in TTL standby current (I_{SB1}) through the use of gated inputs on the \overline{WE} , \overline{OE} and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.

5V ASYNCHRONOUS SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	\overline{WE}	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss.....	-1V to +7V
Storage Temperature (plastic).....	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA
Voltage on Any Pin Relative to Vss.....	-1V to Vcc +1V

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{cc} = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{cc} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{cc}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) disabled 0V ≤ V _{OUT} ≤ V _{cc}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{cc}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-12	-15	-20	-25		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{cc} = \text{MAX}$ f = MAX = 1/4RC outputs open	I _{cc}	107	195	170	145	130	mA	3, 13
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{cc} = \text{MAX}$ f = MAX = 1/4RC outputs open	I _{SB1}	37	75	65	50	45	mA	13
	LP version only	I _{SB1}	1.3	3	3	3	3	mA	13
	$\overline{CE} \geq V_{cc} - 0.2V; V_{cc} = \text{MAX}$ V _{IN} ≤ V _{ss} +0.2V or V _{IN} ≥ V _{cc} -0.2V; f = 0	I _{SB2}	0.4	5	5	5	5	mA	13
	L and LP versions only	I _{SB2}	0.3	1.5	1.5	1.5	1.5	mA	13

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz V _{cc} = 5V	C _i	6	pF	4
Output Capacitance		C _o	6	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

5V ASYNCHRONOUS SRAM

DESCRIPTION	SYM	-12		-15		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle											
READ cycle time	^t RC	12		15		20		25		ns	
Address access time	^t AA		12		15		20		25	ns	
Chip Enable access time	^t ACE		12		15		20		25	ns	
Output hold from address change	^t OH	3		3		3		5		ns	
Chip Enable to output in Low-Z	^t LZCE	3		5		5		5		ns	7
Chip disable to output in High-Z	^t HZCE		6		6		8		10	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		ns	
Chip disable to power-down time	^t PD		12		15		20		25	ns	
Output Enable access time	^t AOE		5		6		6		8	ns	
Output Enable to output in Low-Z	^t LZOE	0		0		0		0		ns	
Output disable to output in High-Z	^t HZOE		4		5		6		10	ns	6
WRITE Cycle											
WRITE cycle time	^t WC	12		15		20		25		ns	
Chip Enable to end of write	^t CW	8		10		12		15		ns	
Address valid to end of write	^t AW	8		10		12		15		ns	
Address setup time	^t AS	0		0		0		0		ns	
Address hold from end of write	^t AH	0		0		0		0		ns	
WRITE pulse width	^t WP1	8		9		12		15		ns	
WRITE pulse width	^t WP2	10		12		15		15		ns	
Data setup time	^t DS	6		7		8		10		ns	
Data hold time	^t DH	0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		3		3		ns	7
Write Enable to output in High-Z	^t HZWE		6		6		8		10	ns	6, 7

INDUSTRIAL TEMPERATURE SPECIFICATIONS (IT)

The following specifications are to be used for Industrial Temperature (IT) MT5C1005 SRAMs.
($-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$)

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-20	-25	-35	-45		
Power Supply Current: Operating	$\overline{\text{CE2}} \geq V_{IH}; \overline{\text{CE1}} \leq V_{IL};$ $V_{CC} = \text{MAX}$ $f = \text{MAX} = 1/{}^1\text{RC}$ outputs open	I _{CC}	107	155	140	130	125	mA	3, 13
Power Supply Current: Standby	$\text{CE2} \leq V_{IH}$ or $\overline{\text{CE1}} \geq V_{IH};$ $V_{CC} = \text{MAX}$ $f = \text{MAX} = 1/{}^1\text{RC}$ outputs open	I _{SB1}	37	50	45	40	40	mA	13
LP only	$\text{CE2} \leq V_{IH}$ or $\overline{\text{CE1}} \geq V_{IH};$ $V_{CC} = \text{MAX}$ $f = \text{MAX} = 1/{}^1\text{RC}$ outputs open	I _{SB1}	1.3	6	6	6	6	mA	13
	$\text{CE2} \leq V_{SS} + 0.2\text{V};$ $\overline{\text{CE1}} \geq V_{CC} - 0.2\text{V}; V_{CC} = \text{MAX}$ $V_{IN} \leq V_{SS} + 0.2\text{V}$ or $V_{IN} \geq V_{CC} - 0.2\text{V}; f = 0$	I _{SB2}	0.4	5	5	5	5	mA	13
L version and LP version	$\text{CE2} \leq V_{SS} + 0.2\text{V};$ $\overline{\text{CE1}} \geq V_{CC} - 0.2\text{V}; V_{CC} = \text{MAX}$ $V_{IN} \leq V_{SS} + 0.2\text{V}$ or $V_{IN} \geq V_{CC} - 0.2\text{V}; f = 0$	I _{SB2}	0.3	2	2	2	2	mA	13

DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Data Retention Current	$\overline{\text{CE1}} \geq (V_{CC} - 0.2\text{V})$ or $\text{CE2} \leq (V_{SS} + 0.2\text{V})$ $V_{IN} \geq (V_{CC} - 0.2\text{V})$ or $\leq 0.2\text{V}$	$V_{CC} = 2\text{V}$	I _{CCDR}		35	170	μA	14
		$V_{CC} = 3\text{V}$	I _{CCDR}		60	325	μA	14

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

Refer to commercial temperature timing parameters for specifications not listed here.
(Notes 5, 14) ($-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
WRITE Cycle											
Address hold from end of write	¹ AH	1		1		1		1		ns	

AUTOMOTIVE AND EXTENDED TEMPERATURE SPECIFICATIONS (AT AND XT)

The following specifications are to be used for Automotive Temperature (AT) and Extended Temperature (XT) MT5C1005 SRAMs. ($-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ - AT) ($-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ - XT)

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-20	-25	-35	-45		
Power Supply Current: Operating	$\overline{\text{CE}}2 \geq V_{IH}$; $\overline{\text{CE}}1 \leq V_{IL}$; $V_{CC} = \text{MAX}$ $f = \text{MAX} = 1/{}^t\text{RC}$ outputs open	I _{CC}	107	155	140	130	125	mA	3, 13
Power Supply Current: Standby	$\overline{\text{CE}}2 \leq V_{IH}$ or $\overline{\text{CE}}1 \geq V_{IH}$; $V_{CC} = \text{MAX}$ $f = \text{MAX} = 1/{}^t\text{RC}$ outputs open	I _{SB1}	37	60	55	50	47	mA	13
	$\overline{\text{CE}}2 \leq V_{SS} + 0.2\text{V}$; $\overline{\text{CE}}1 \geq V_{CC} - 0.2\text{V}$; $V_{CC} = \text{MAX}$ $V_{IN} \leq V_{SS} + 0.2\text{V}$ or $V_{IN} \geq V_{CC} - 0.2\text{V}$; $f = 0$	I _{SB2}	0.4	7	7	7	7	mA	13
L version only	$\overline{\text{CE}}2 \leq V_{SS} + 0.2\text{V}$; $\overline{\text{CE}}1 \geq V_{CC} - 0.2\text{V}$; $V_{CC} = \text{MAX}$ $V_{IN} \leq V_{SS} + 0.2\text{V}$ or $V_{IN} \geq V_{CC} - 0.2\text{V}$; $f = 0$	I _{SB2}	0.3	5	5	5	5	mA	13

DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Data Retention Current	$\overline{\text{CE}}1 \geq (V_{CC} - 0.2\text{V})$ or $\overline{\text{CE}}2 \leq (V_{SS} + 0.2\text{V})$ $V_{IN} \geq (V_{CC} - 0.2\text{V})$ or $\leq 0.2\text{V}$	$V_{CC} = 2\text{V}$		35	1,000	μA	14
		$V_{CC} = 3\text{V}$		60	1,500	μA	14

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

Refer to commercial temperature timing parameters for specifications not listed here.

(Notes 5, 14) ($-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ - AT; $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ - XT; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle											
Output hold from address change	^t OH	3		3		3		3		ns	
Chip Enable to output in Low-Z	^t LZCE	3		3		3		3		ns	7
WRITE Cycle											
Address hold from end of write	^t AH	1		1		1		1		ns	

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

5V ASYNCHRONOUS SRAM


NOTES

- All voltages referenced to V_{ss} (GND).
- 3V for pulse width < t_{RC}/2.
- I_{cc} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t_{HZCE}, t_{HZOE} and t_{HZWE} are specified with C_L = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE}.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables and output enables are held in their active state.
- Address valid prior to, or coincident with, latest occurring chip enable.
- t_{RC} = Read Cycle Time.
- Chip enable and write enable can initiate and terminate a WRITE cycle.
- Typical values are measured at 5V, 25°C and 20ns cycle time.
- Typical currents are measured at 25°C.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{cc} for Retention Data			V _{DR}	2			V	
Data Retention Current L version	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2V	I _{CCDR}		35	150	μA	14
		V _{CC} = 3V	I _{CCDR}		60	250	μA	14
Data Retention Current LP version	$\overline{CE} \geq (V_{CC} - 0.2V)$	V _{CC} = 2V	I _{CCDR}		35	150	μA	14
		V _{CC} = 3V	I _{CCDR}		60	250	μA	14
Chip Deselect to Data Retention Time			t _{CDR}	0			ns	4
Operation Recovery Time			t _R	t _{RC}			ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM



READ CYCLE NO. 1^{8,9}




READ CYCLE NO. 2^{7,8,10}






 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1¹²
(Chip Enable Controlled)




WRITE CYCLE NO. 2¹²
(Write Enable Controlled)



 DON'T CARE
 UNDEFINED

NOTE: Output enable (\overline{OE}) is inactive (HIGH).

WRITE CYCLE NO. 3 ^{7, 12}
(Write Enable Controlled)



NOTE: Output enable (\overline{OE}) is active (LOW).