
- Functionally Equivalent to QS3245
- Standard '245-Type Pinout
- 25-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB, DBQ), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBTR3245 provides eight bits of high-speed TTL-compatible bus switching in a standard '245 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

The device is organized as one 8-bit switch. When output enable (\overline{OE}) is low, the switch is on and port A is connected to port B. When \overline{OE} is high, the switch is open and a high-impedance state exists between the two ports.


The device has equivalent $25-\Omega$ series resistors to reduce signal-reflection noise. This eliminates the need for external terminating resistors.

The SN74CBTR3245 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUT OE	FUNCTION		
L	A port = B port		
Н	Disconnect		

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		0.5	V to 7 V
Input voltage range, V _I (see Note 1)		0.5	V to 7 V
Continuous channel current			128 mA
Input clamp current, I_{IK} ($V_{I/O} < 0$)			–50 mA
Package thermal impedance, θ_{JA} (see Note 2):	DB package	1	15°C/W
	DBQ package	1	18°C/W
	DGV package	1	46°C/W
	DW package		97°C/W
	PW package	1	28°C/W
Storage temperature range, T _{stq}		-65°C to	o 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP‡	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA				-1.2	V
IĮ		$V_{CC} = 5.5 \text{ V},$	$V_I = 5.5 \text{ V or GND}$				±5	μΑ
ICC		$V_{CC} = 5.5 \text{ V},$	$I_{O} = 0,$	$V_I = V_{CC}$ or GND			50	μΑ
∆lcc§	Control inputs	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V _{CC} or GND			3.5	mA
Ci	Control inputs	V _I = 3 V or 0						pF
C _{io(OFF}	=)	$V_{O} = 3 \text{ V or } 0,$	OE = V _{CC}					pF
			V _I = 0	I _I = 64 mA				
r _{on} ¶		V _{CC} = 4.5 V	V = 0	I _I = 30 mA				Ω
			$V_{I} = 2.4 V,$	I _I = 15 mA			·	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.


Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t _{pd} †	A or B	B or A		ns
^t en	ŌĒ	A or B		ns
^t dis	ŌĒ	A or B		ns

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

