#### August 1998

54ACT399 Quad 2-Port Register

# National Semiconductor

## 54ACT399 Quad 2-Port Register

#### **General Description**

Logic Symbols

The 'AC/ACT399 is the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flop on the rising edge of the clock.

#### **Features**

- I<sub>CC</sub> reduced by 50%
- Select inputs from two data sources
- Fully positive edge-triggered operation
- Outputs source/sink 24 mA
- ACT399 has TTL-compatible inputs

#### **Connection Diagrams**

S

Qa

I<sub>0a</sub> I<sub>1a</sub>

I<sub>1b</sub>

lob

Qb

GND

Q<sub>b</sub> 9 GND 10 NC 11 CP 12

0<sub>c</sub> 13 🖢

Pin Assignment for DIP and Flatpak

Pin Assignment

for LCC

I<sub>0b</sub> I<sub>1b</sub> NC I<sub>1a</sub> I<sub>0a</sub> 8 7 6 5 4

14 15 16 17 18 I<sub>0c</sub> I<sub>1c</sub> NC I<sub>1d</sub> I<sub>0a</sub> ۷<sub>cc</sub>

Qd

P0I.

l<sub>1c</sub>


1<sub>0c</sub>


10 **–** Q

3 Q<sub>a</sub> 2 S 1 NC 20 V<sub>CC</sub> 19 Q<sub>d</sub>

DS100356-2

13 - I<sub>1d</sub>





Pin Names	Description
S	Common Select Input
СР	Clock Pulse Input
I <sub>0a</sub> –I <sub>0d</sub>	Data Inputs from Source 0
I <sub>1a</sub> -I <sub>1d</sub>	Data Inputs from Source 1
$Q_a - Q_d$	Register True Outputs

TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT® is a registered trademark of Fairchild Semiconductor Corporation.

© 1998 National Semiconductor Corporation DS100356

#### **Functional Description**

The 'AC/ACT399 is a high-speed quad 2-port register. It selects four bits of data from either of two sources (Ports) un-der control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs  $(I_{o,x}, I_{1,x})$  and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation.


#### **Function Table**

	Inp	Outputs			
S	I <sub>o</sub>	l <sub>1</sub>	СР	Q	Q
L	L	Х	~	L	Н
L	Н	Х	~	н	L
н	Х	L	~	L	н
н	Х	Н	~	н	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial  $\checkmark$  = LOW-to-HIGH Clock Transition

#### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V <sub>I</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Source or	
Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin ( $I_{CC}$ or $I_{GND}$ )	±50 mA
Storage Temperature (T <sub>STG</sub> )	–65°C to +150°C

CDIP	
Recommended Conditions	Operating

Junction Temperature (T<sub>J</sub>)

Supply Voltage (V <sub>CC</sub> )	
'ACT	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	
54ACT	–55°C to +125°C
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
'ACT Devices	
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns
Note 1: Absolute maximum ratings are those values to the device may occur. The databook specifications exception, to ensure that the system design is reliable	should be met, without

+175°C

exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

#### DC Electrical Characteristics for 'ACT Family Devices

		54ACT				
Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = –55°C to +125°C	Units	Conditions	
		(V)	Guaranteed Limits			
V <sub>IH</sub>	Minimum High Level	4.5	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	2.0		or V <sub>CC</sub> –0.1V	
V <sub>IL</sub>	Maximum Low Level	4.5	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	0.8		or V <sub>CC</sub> – 0.1V	
V <sub>он</sub>	Minimum High Level	4.5	4.4	V	I <sub>OUT</sub> = –50 μA	
		5.5	5.4			
					(Note 2) V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	
		4.5	3.70	V	I <sub>он</sub> = –24 mA	
		5.5	4.70		I <sub>OH</sub> = -24 mA	
V <sub>OL</sub>	Maximum Low Level	4.5	0.1	V	Ι <sub>ΟUT</sub> = 50 μΑ	
	Output Voltage	5.5	0.1			
					(Note 2) V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	
		4.5	0.50	V	I <sub>OL</sub> = 24 mA	
		5.5	0.50		I <sub>OL</sub> = 24 mA	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	±1.0	μΑ	$V_1 = V_{CC}, GND$	
I <sub>CCT</sub>	Maximum I <sub>cc</sub> /Input	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$	
I <sub>OLD</sub>	Minimum Dynamic (Note 3)	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current	5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>cc</sub>	Maximum Quiescent	5.5	80.0	μΑ	$V_{IN} = V_{CC}$	
I <sub>cc</sub>	Maximum Quiescent Supply Current	5.5	80.0	μΑ	V <sub>IN</sub> = V or Gro	

Note 2: All outputs loaded; thresholds on input associated with output under test. Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

AC Elec	trical Characteristic	S				
Symbol	Parameter	V <sub>cc</sub> (V) (Note 4)	T <sub>A</sub> , V <sub>0</sub>	ACT <sub>cc</sub> = Mil 50 pF	Units	Fig. No.
			Min	Max	_	
f <sub>max</sub>	Input Clock Frequency	5.0	90		MHz	
t <sub>PLH</sub>	Propagation Delay CP to Q	5.0	1.5	10.0	ns	
t <sub>PHL</sub>	Propagation Delay CP to Q	5.0	1.5	10.0	ns	

Note 4: Voltage Range 5.0 is 5.0V ±0.5V

· ·


## AC Operating Requirements


Symbol	Parameter	V <sub>cc</sub> (V) (Note 5)	$54ACT$ $T_{A} = -55°C$ to +125°C $C_{L} = 50 \text{ pF}$ Guaranteed Minimum	Units	Fig. No.
t <sub>s</sub>	Setup Time, HIGH or LOW	5.0	3.5	ns	
	I <sub>n</sub> to CP				
t <sub>h</sub>	Hold Time, HIGH or LOW	5.0	3.0	ns	
	I <sub>n</sub> to CP				
t <sub>s</sub>	Setup Time, HIGH or LOW	5.0	6.0	ns	
	S to CP				
t <sub>h</sub>	Hold Time, HIGH or LOW	5.0	2.5	ns	
	S to CP				
t <sub>w</sub>	CP Pulse Width,	5.0	5.0	ns	
	HIGH or LOW				

Note 5: Voltage Range 5.0 is 5.0V  $\pm 0.5V$ 


## Capacitance

Symbol	Parameter	Тур	Units	Conditions
CIN	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	30	pF	$V_{\rm CC} = 5.0 V$





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.



## Contents

- General Description
- <u>Features</u>
- Datasheet
- <u>Package Availability, Models, Samples</u> & Pricing

# **General Description**

The 'AC/ACT399 is the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flop on the rising edge of the clock.

## Features

- I<sub>CC</sub> reduced by 50%
- Select inputs from two data sources
- Fully positive edge-triggered operation
- Outputs source/sink 24 mA
- ACT399 has TTL-compatible inputs

# Datasheet

Title	Size (in Kbytes)	Date	View Online	<b>X</b> Download	Receive via Email
54ACT399 Quad 2-Port Register	137 Kbytes	24-Aug-98	View Online	Download	Receive via Email
54ACT399 Mil-Aero Datasheet MN54ACT399-X	13 Kbytes		View Online	Download	Receive via Email

Please use <u>Adobe Acrobat</u> to view PDF file(s). If you have trouble printing, see <u>Printing Problems</u>.

# Package Availability, Models, Samples & Pricing

De set Narrah an	Pack	age	Stature .	Mod	lels	Samples &	Budgeta	ry Pricing		Package
Part Number	Туре	# pins	Status	SPICE	IBIS	Electronic Orders	Quantity	\$US each	Pack Size	Marking
54ACT399ERQMLV	LCC	20	Full production	N/A	N/A				tube of N/A	[logo]¢Z¢S¢4¢A 54ACT399E RQMLV \$E 5962R 9093401V2A
54ACT399LMQB	LCC	20	Full production	N/A	N/A		50+	\$9.0000	tube of 50	[logo]¢Z¢S¢4¢A 54ACT399 LMQB 9093401 Q2A /Q¢M\$E
5962R9093401Q2A	LCC	20	Full production	N/A	N/A		50+	\$82.0000	tube of 50	[logo]¢Z¢S¢4¢A 54ACT399 LMQB-RH R9093401 Q2A /Q¢M\$E
54ACT399JRQMLV	Cerdip	16	Full production	N/A	N/A				tube of N/A	[logo]¢Z¢S¢4¢A\$E 54ACT399JRQMLV 5962R9093401VEA
54ACT399DMQB	Cerdip	16	Full production	N/A	N/A	×	50+	\$7.0000	tube of 25	[logo]¢Z¢S¢4¢A\$E 54ACT399DMQB /Q¢M 5962-9093401QEA

5962R9093401QEA	Cerdip	16	Full production	N/A	N/A	50+	\$82.0000	tube of 25	[logo]¢Z¢S¢4¢A\$E 54ACT399DMQB-RH Q¢M 5962R9093401QEA
54ACT399WRQMLV	Cerpack	16	Full production	N/A	N/A			tube of N/A	[logo]¢Z¢S¢4¢A\$E 54ACT399W RQMLV 5962 R9093401VFA
54ACT399FMQB	Cerpack	16	Full production	N/A	N/A	50+	\$8.0000	tube of 19	[logo]¢Z¢S¢4¢A\$E 54ACT399FMQB /Q¢M 5962 9093401QFA
5962R9093401QFA	Cerpack	16	Full production	N/A	N/A	50+	\$82.0000	tube of 19	[logo]¢Z¢S¢4¢A\$E 54ACT399FMQB -RH /Q¢M 5962 R9093401QFA
54ACT399FM-MPR	Cerpack	16	Full production	N/A	N/A			tube of N/A	[logo]¢Z¢S¢4¢A\$E 54ACT399FM- MPR PROTO
54ACT399FM-MLS	Cerpack	16	Full production	N/A	N/A	50+	\$152.0000	tube of 19	[logo]¢Z¢S¢4¢A\$E 54ACT399FM -MLS
54ACT399 MW8	waf	er	Full production	N/A	N/A			N/A	-

[Information as of 2-Sep-2000]

\_

Quick Search	<u>Parametric</u> <u>Search</u>	<u>System</u> <u>Diagrams</u>	<u>Product</u> <u>Tree</u>	Home
	A	About Languages . Abo		"Cookies"

National is <u>QS 9000 Certified</u> . <u>Privacy/Security</u> <u>Copyright ©</u> National Semiconductor Corporation <u>Preferences</u> . <u>Feedback</u>